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ABSTRACT 
Solution-processible electronics represent an emerging technology that will 
revolutionise the field of inexpensive large-area/volume electronics. In this thesis two 
scanning probe-based methods; scanning thermal lithography (SThL) and conductive 
atomic force microscopy (CAFM), are used to firstly enhance the patterning resolution of 
organic semiconductors and secondly improve the electrical characterisation techniques 
used to study charge transport in solution-processed systems. By combining SThL with 
suitable organic precursors, on-demand patterning of semiconducting pentacene 
nanoribbons ~73 nm in width, is demonstrated. By using pentacene nanoribbons as the 
transistor semiconductor, the first fully functional nanostructured organic transistors via 
SThL were produced. Using finite element simulations and experimental data, the 
effects of simultaneously heating the substrate during SThL patterning were assessed. 
Substrate heating was found to be an economical and simple way to increase SThL 
“writing” speed, and hence patterning throughput by ~2,000%. To demonstrate the 
applicability of SThL beyond direct patterning of electro-active compounds, an organic 
precursor was used as a positive etch mask for the patterning of various metal films. 
This approach enabled the patterning of metal electrodes with sub-500 nm resolution 
highlighting the potential of SThL as a rapid prototyping tool for nanoscale electronics. 
Finally, the origin of the enhanced electrical conductivity observed in solution-
processed transparent electrodes composed of silver nanowires (AgNWs) and a 
conductive binder was studied using CAFM. Two different solution-processible binder 
materials; reduced graphene oxide and zinc oxide (ZnO), were employed. By analysing 
the lateral charge transport in these composite electrode systems, the impact of the 
binder material on the macroscopic conductivity was assessed. The formation of binder-
composed conductive bridges between AgNWs was identified as a key feature 
 6 
responsible for the enhanced conductivity in the composite electrodes. The ZnO-AgNW 
hybrid had sheet resistance comparable to conventional indium tin oxide electrodes, with 
the added benefit of low temperature (~200 °C) solution-processing. 
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CHAPTER 1 
INTRODUCTION AND MOTIVATION 
1.1 Introduction 
Electronic devices are ubiquitous to modern life and the number of applications 
and device types is ever increasing. A relatively new research area is the field of 
solution-processible electronic materials. The vast majority of solution-processible 
compounds are carbon-based (and thus named “organic electronics”)1 metal oxide 
based,
2
 and nanowire based.
3
 In contrast to the silicon-based electronics technology of 
most current electronic devices, the solution-processible nature and low temperature 
fabrication properties of these materials enable their use for processing on substrates 
including plastics (for example polyethylene terephthalate (PET) or polycarbonate (PC)). 
This would enable the development of new applications such as flexible, transparent, 
lightweight and even disposable devices occupying a variety of different roles such as: 
solar cells,
4,5
 transistors,
6
 and LEDs for displays.
7,8
 Solution processible electronic 
materials would also allow greatly reduced processing costs through the use of methods 
such as spray-pyrolisis
2
 and various forms of printing (in comparison to the highly 
expensive and complicated processing involved in silicon-based electronics).
9,10 
Research into the applications of solution-processible materials is being driven in 
two distinct areas: (i) nanoscale device architectures (ii) large area applications with 
component resolutions greater than a micron. This thesis details the application of 
scanning probe microscopy based methods to try and tackle problems in both of these 
areas (see Figure 1.1). 
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Figure 1.1: Flow chart of the work encompassed within this thesis, outlining the 
research undertaken to tackle issues in both nanoscale and large area applications of 
solution processible electronics, through the application of scanning probe-based 
methods. 
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1.2 Nanoscale Applications 
Research into the fabrication of nanoscale device architecture using solution-
processible electronics is lagging far behind the research into large area applications, 
chiefly because of a lack of patterning techniques which are compatible with solution-
processible materials. Organic materials in particular, and also their flexible substrates 
which are manufactured from plastics including PC and PET, have distinct processing 
disadvantages compared to traditional silicon-based electronics, which can be patterned 
to resolutions down to 10 nm using photolithography and beam based lithography (such 
as electron beam or ion beam). Solution processible materials and their flexible plastic 
substrates are generally not compatible with the photoresist, developer and solvent 
materials developed for use in conventional lithography techniques as well as the use of 
UV light in photolithography being especially destructive to organic electronic 
materials.
11
 The rough surface of plastic substrates, together with their flexible (and 
therefore unstable) nature, means that there are very often problems with registry and 
resolution when using conventional lithography techniques.
11
 These processing 
constraints have limited the use of organic materials and flexible substrates to large area 
devices such as the aforementioned displays and photovoltaic devices. In order to 
increase the number of applications of organic materials to include more complex device 
types such as processors, there exists a need for suitable patterning techniques on the 
sub-micron to the low nanoscale.  
To create the sub-micron device components using solution processible 
materials, Scanning Thermal Litography (SThL), which uses heated atomic force 
microscopy (AFM) probes, was employed. Scanning probe methodologies enable 
imaging beyond the diffraction limit, and can physically contact and manipulate objects, 
and are thus promising tools for future nanopatterning techniques. In SThL, also known 
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as ThermoChemical Nano-Lithography, the AFM probe is ohmically heated and scanned 
across the surface. The heated probe can be used to thermally functionalise materials, 
for example by conversion of inert precursors into functional materials, with the precision 
and geometrical flexibility associated with scanning probe microscopy. The use of SThL 
systems to thermally convert materials was pioneered by Mamin et al.
12
 in the early 
1990’s and more recently by King et al.13,14,15. This thesis addresses some of the main 
difficulties limiting the widespread adoption of SThL: (i) no proof of SThL capabilities due 
to an absence of functional devices fabricated by SThL; (ii) a low areal patterning 
throughput; (iii) the limited applicability of SThL, due to a low number of materials 
compatible with heat-patterning. 
Prior to this research, there had been no reported fabrication of devices where all 
or part of the device has been patterned by SThL. Naturally, such devices form an 
important milestone towards the acceptance and implementation of SThL as a 
nanoscale patterning and fabrication method. Chapter 3 (see Figure 1.1) details the use 
of SThL to thermally convert a precursor to pentacene, and how these converted 
pentacene structures were included into transistor devices. After performing preliminary 
patterning experiments to measure the resolution of patterned pentacene structures, a 
comparison of the crystallinity of SThL-patterned versus bulk-heated pentacene was 
conducted. Subsequently, the characterised pentacene structures were incorporated as 
the semiconductor part of functional transistor structures. The mobility of pentacene-
based transistors was of the same order of magnitude as transistors fabricated by bulk 
heating. Transistors were chosen as a suitable test bed for nanopatterned 
semiconductors as they are a speciality of my research group, and are the building 
blocks of all logic-based electronic devices-where the processing power of a chip is 
directly related to their individual size. The ability for SThL to enable a level of control 
over both the transistor mobility and the crystalline domain size is also reported. The 
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research in chapter 3 (see Figure 1.1) represents the first use of SThL to nano-
structure the semiconducting channel in a functional transistor (or indeed any part of a 
device), and therefore offers a substantial contribution to SThL research. 
SThL systems suffer from slow scanning speeds, to ensure enough heat energy 
transfer to the substrate to raise the precursor or material that needs to be functionalised 
to the required processing temperature. This low areal throughput has been somewhat 
improved previously through expensive or complex customised SThL setups making use 
of high temperature probes (in excess of 1000 °C in comparison to the 500 °C limit of 
the system). To tackle this drawback of the SThL method, an alternative approach of 
simultaneous heating of the substrate is proposed. Chapter 4, details an assessment to 
see if most of the necessary heat energy necessary for conversion can be achieved 
through substrate heating during application of the SThL probe. As expected, a much 
smaller amount of heat energy is then required to convert the precursor, with the 
increase in maximum scanning speed calculated to be a factor of at least 19. To 
calculate this increase, the resulting mobility of pentacene precursor-based transistors 
was measured, as mobility was found in chapter 3 to change with scan speed. This 
simple procedure of heating the substrate to 85 °C whilst applying SThL with a probe 
heated to 120 °C is analogous to using a 1400 °C probe with a room temperature 
substrate. This substrate heating makes SThL systems much more competitive with 
conventional electron-beam patterning systems in terms of throughput, but at a fraction 
of their cost.  
The patterning of materials with SThL systems is limited to materials that can be 
thermally functionalised by heat, as it relies on the material undergoing some form of 
transition or reaction during heating. Given that not all such materials can take the 
mechanically destructive nature of the ploughing that accompanies SThL probe 
scanning, few materials remain compatible with SThL functionalisation. Chapter 5, 
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outlines an approach to solve this problem. By using SThL to pattern multipurpose 
masking material, identical in use to photoresist or e-beam resist materials, one can 
subsequently etch an underlying layer that one wishes to pattern. Using the SThL 
system in conjunction with a substrate heater, rapid prototyping of structures of arbitrary 
materials with resolutions down to 400 nm was achieved.  To do this, a precursor to PPV 
(polyphenylene vinylene) is used as a positive resist material in combination with etching 
for the patterning of electrodes made out of several different metals, with sub-micron 
resolution. The favourable performance and throughput of the SThL rapid prototype 
system make it a more economical and simpler rapid prototyper system than beam-
based patterning systems, which are currently used for nanoscale maskless patterning. 
Finally, the capabilities of the prototyper are illustrated by the fabrication of transistors 
where both the pentacene (acting as the semiconductor) and the source and drain 
electrodes are patterned by SThL, the first demonstration of device fabrication where 
both the electrodes and the semiconductor are patterned by SThL. 
 
1.3 Large-area Applications 
So far, progress in research into large area applications of solution-processible 
electronic materials have come closer to realising functional consumer products, with the 
three main areas of focus being photovoltaics to exploit solar energy, LEDs that are 
used in displays, and transistors for applications like RFID tags. As these applications 
generally do not require resolutions below a micron, they are well-suited to low cost, 
simple and rapid solution deposition methods such as the aforementioned spray 
pyrolysis and printing. 
All of these large area devices require conductive electrodes, and a replacement 
is being sought for the currently used indium tin oxide (ITO), since indium is becoming 
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increasingly expensive and scarce. Silver nanowires (AgNWs)
16
 represent a viable 
alternative and can be used to make highly transparent, conductive and solution-
processible electrodes. In contrast to the brittle ITO, AgNWs are compatible with flexible 
electrodes, yet suffer from mechanical and chemical instability, and high junction 
resistance. To overcome these instability and resistance problems, AgNWs can be 
combined with a conductive binder matrix, which in addition to mechanical stability also 
provides chemical stability through encapsulation (meaning that electronic components 
would have increased durability and lifetime). Importantly, the hybrid electrodes also 
have the benefit of decreasing the sheet resistance (and thus have a higher 
conductivity) compared to AgNW-only electrodes. This is remarkable, because the sheet 
resistance values for films composed of conductive binder only are much higher than 
AgNW-only films,
17,18,19,20,21,22,23
 and there is no direct evidence as to where this 
improvement of the conductivity in the hybrid comes from. In this thesis, conductive 
atomic force microscopy (CAFM) is used to analyse the nanoscale charge transport in 
hybrid transparent electrode structures of silver nanowires (AgNWs) and a conductive 
binder matrix of either reduced graphene oxide or zinc oxide. The initial bulk 
transmittance and sheet resistance analysis of hybrids confirms that the sheet resistance 
of the hybrid electrodes is lower than the conductivity of electrodes composed solely of 
AgNWs, and lower by several orders of magnitude than the sheet resistance of the 
binder materials alone. By analysing the nanoscale charge transport interactions 
between individual AgNWs and the conductive binder with CAFM, the mechanisms 
responsible for the great increase in conductivity observed in the bulk hybrid electrodes 
were identified in chapter 6 (see Figure 1.1). 
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CHAPTER 2 
LITERATURE REVIEW AND UNDERLYING 
THEORY 
2.1 Introduction 
This chapter details the main theory and operational characteristics behind the 
materials, devices and instrumental systems used within the research detailed in this 
thesis. The theory behind organic semiconductors (polymers and small-molecules) is 
explained in order to provide some detail into the mechanisms behind charge transport 
within materials that include pentacene, the small molecule organic semiconductor which 
figures largely in chapters 2 and 3. Transistor theory and operational parameters are 
also explained since transistors are used as test-bed devices to confirm functionality of 
the SThL converted pentacene in chapters 2-4. The scanning probe microscopy system 
formats used during this research were the atomic force microscopy (AFM) for general 
imaging of samples, conductive atomic force microscopy (CAFM) for the analysis of 
charge transport within samples, and scanning thermochemical lithography (SThL) for 
the nanoscale thermal functionalisation of sample films. The chapter will detail first the 
development, applications and operational principles behind both AFM and CAFM. The 
chapter will then detail the development and notable applications of SThL followed by an 
analysis of the factors affecting SThL system resolution or feature size, namely: (i) film 
thickness and probe width (ii) probe temperature and scan speed (iii) probe contact force 
(iv) sample thermal properties, with reference to the research of others and finite 
element simulations I conducted. 
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2.2 Organic Semiconductor Theory 
2.2.1 Electrical Properties of Semiconducting Polymers 
The theory behind inorganic (for the most part silicon based) semiconductors is 
extensively-documented: atoms in a crystal lattice give rise to a valence and a 
conduction band, separated by an energy gap. At absolute zero (-273.2 K), electrons are 
confined to the valence band, and semiconductors act as insulators, however above 
absolute zero thermal excitation gives enough energy to electrons for them to jump from 
the valence band into the conduction band, which permits the flow of current. In the case 
of organic semiconductors (small molecules and conjugated polymers being the two 
main types of organic semiconductors), fundamental structural differences in comparison 
to inorganic semiconductors mean that the semiconducting properties of these organic 
semiconductors are caused by different mechanisms. 
Small molecule semiconductors such as pentacene (C22H14 five fused benzene 
rings, see Figure 2.1(a)), and conjugated polymer semiconductors such as PPV 
(polyphenylene vinylene, C8H6, see Figure 2.1(b)) have single and double electron 
bonds which alternate between carbon atoms or molecules. Single and double bonds 
differ in length (with double bonds being shorter than single bonds), and it is the 
distortion that these alternating bonds cause within the organic material structure which 
gives these materials their semiconducting properties. Localised bonds called σ-bonds 
form the backbone of the molecule and their σ-electrons are restricted to the plane 
between bonded atom nuclei. Non-localised π-bonds with their π-electrons can move 
along the molecule backbone and are not confined to the plane between the bonded 
nuclei, but instead can form electron density clouds above and below the σ-electron 
plane, These π-electrons are de-localised to such a degree that they spread out over 
(A) 
(B) 
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neighbouring single bonds and form de-localised density clouds extending over the 
whole polymer or small molecule. 
 
 
 
 
 
 
Figure 2.1: (A) Molecular structure of Pentacene, a small molecule semiconductor (B) 
Molecular structure of a polymer chain of individual PPV monomers (monomer unit can 
be seen between brackets). 
In two identical atoms separated by an infinite distance, electrons are confined to 
a set of discrete energy levels. On bringing two of these atoms together, the energy level 
of an electron in a single atom is split into two further levels, with one at a higher and 
one at a lower energy level than the electron energy level in the atoms separated by 
infinite distance. For π-bond electrons (electrons in two overlapping p-orbitals in 
neighbouring atoms), the two new energy levels are the π-bonding and π*-antibonding 
state. A π-bonding state as the name implies is a state which attracts the two atoms 
together whilst a π*-antibonding state works against the bonding of the two atoms, with 
π*-antibonding state electrons occupying the higher energy level than the π-bonding 
state electrons. In a molecule, the highest occupied molecular orbital (HOMO) denotes 
the highest energy level that is occupied in the ground state and the lowest unoccupied 
molecular orbital (LUMO) denotes the lowest energy level that is unoccupied in the 
ground state. π-electrons will occupy the π-bonding state (the HOMO) in conjugated 
(A) 
(B) 
n 
(
A) 
(
B) 
n 
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molecules in the ground state, needing to gain enough energy to cross to the π*-
antibonding state (the LUMO). In comparing organic/inorganic semiconductors, the 
HOMO is analogous to the valence band and the LUMO is analogous to the conducting 
band. Referring back to conjugated polymers, increasing the length of the conjugated 
system results in a higher average level of electron delocalisation and hence a smaller 
energy gap between the HOMO and LUMO.
1,2
 The limiting factor in charge transport in 
the case of conjugated polymers such as PPV is the existence of defects where the 
conjugation changes. The conjugation length (average length between defects) is 
generally about 3-5nm.
1
  
Electrons that have absorbed sufficient energy to allow promotion from the 
HOMO to the LUMO level will leave behind a vacancy in the LUMO level called a hole 
which has a positive charge. These electrons and holes will then transfer to new energy 
levels in the HOMO-LUMO energy gap, forming electron polarons when electrons are 
added, and hole polarons when electrons are removed. The polarons cause a 
deformation within the molecular electron configuration which traps the polarons. 
Organic semiconductors generally behave like p-type semiconductors owing to their 
ability to transport positively charged holes more effectively than negatively charged 
electrons.
3
 Charge transport in organic semiconductors is not always well understood, 
and there are two popular models used to describe charge transport, the Multiple 
Trapping and Release (MTR) model and the Variable Range Hopping (VRH) model.
1
 
 
2.2.1.1 Multiple Trapping and Release Model 
The MTR model has been co-opted for use describing charge transport in organic 
semiconductors from its original use for amorphous silicon based devices.
4
 The model is 
based on the assumption that charge transport within organic semiconductors occurs in 
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delocalised energy bands, with localised energy bands nearby that act as traps for 
charge carrying particles.
5
 Charge carriers need to be thermally excited to be promoted 
from the localised state to the delocalised transport bands. The occupancy of these 
delocalised transport bands depends on both the applied gate voltage and temperature.
5
  
 
2.2.1.2 Variable Range Hopping Model 
According to the VRH model, charge transport between molecules and between 
polymer chains is caused by temperature dependent hopping (or tunnelling) of electron 
or hole polarons between localised states in adjacent molecules or polymer chains. As 
with MTR, there is also a dependence on the gate voltage.
5
 
 
2.2.2 Optical Properties of Semiconducting Polymers 
The optical properties of organic semiconductors highlight their absorbance and 
luminescence properties of the polymers, indicating feasible applications, and can be 
used to confirm the presence or otherwise of a particular material within an analysed 
sample film. Light can be absorbed, reflected, or transmitted: absorbance + reflectance 
+ transmittance = 1. 
 
2.2.2.1 Absorbance 
Molecules under illumination from photons of particular energies (wavelengths) 
will absorb these photons and a valence electron will be promoted from the ground 
vibrational state to a particular vibrational energy level within the excited singlet state. 
The electron will then fall to the lowest energy level within the excited singlet state via 
the radiationless processes of vibrational relaxation or intersystem crossing. The large 
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number of energy levels within the excited singlet state result in broad absorption peaks 
over a range of wavelengths.
2
 The absorbance spectra can tell us the excitation 
wavelengths at which sample material films are the most absorbing. Absorption spectra 
can also be used to obtain other interesting values including absorption and extinction 
coefficients. The absorption coefficient relates the absorbance of the material to the 
sample film thickness (see Equation 2.1), where α = absorption coefficient, A = 
absorbance and d = sample film thickness. 
𝛼 =
𝐴
𝑑
ln 10 Eq. 2.1 
The absorption coefficient highlights how effectively a material can absorb light of a 
certain wavelength: at a set distance (x) into the material, the light intensity is related to 
the initial light intensity and α by Equation 2.2. 
𝐼 = 𝐼0exp⁡(−𝛼𝑥) Eq. 2.2 
Usefully, the reciprocal of α gives us the distance into the material at which light intensity 
falls to 1/e (~36%). Another valuable quantity is the extinction coefficient, k, which is a 
part of the total complex refractive index of a material N=n+ik where n is the real 
(traditional definition) portion of the refractive index while k is associated with the decay 
in the amplitude of the oscillating electric field within the sample film (see Equation 2.3, 
where λ = excitation wavelength). 
𝑘 =
𝛼𝜆
4𝜋
  Eq. 2.3 
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2.2.2.2 Transmittance 
The transmittance (T) of a sample film represents the portion of the incident light 
(at a particular wavelength) which is transmitted through the sample: T = I/I0. For sample 
films deposited on substrates, the total transmittance value contains contributions from 
the substrate as well as the sample film of interest: T = TfTs where Tf is the thin film 
sample transmittance and Ts is the substrate transmittance. To calculate the portion of 
the transmittance solely from the thin film sample one can divide the total measure of 
transmittance by the transmittance from the substrate: T/Ts
7
 (using the assumption that 
film thickness << substrate thickness. The relationship (only valid when reflectance 
within the sample is assumed to be zero) between transmittance and absorbance is 
displayed in Equation 2.4. 
𝐴 = − log10 𝑇 Eq. 2.4 
In a similar fashion to the case of transmittance, the absorbance of the thin film sample, 
Af, can be calculated from the total sample absorbance (A) and absorbance of the 
substrate (As): Af = A-As. 
 
2.2.2.3 Reflectance 
When light is incident on the surface of an object, basic optics dictates that the 
light will reflect from the surface at an angle equal to the angle of incidence about an 
axis normal to the sample surface. When the surface is flat and mirror-like, and reflects 
only at a single angle, the reflectance is called specular. However, when the surface is 
not smooth and made up of differently oriented facets which cause the light to reflect at 
different angles, the reflectance is called Diffuse. Within most polymer films, all 
reflectance is generally assumed to be negligible. 
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2.3 Transistor Theory and Operation 
Transistors, after their initial development in the middle of the last century, have 
risen to become essential components in all modern electronics, and indeed the pace of 
electronics development is highly reliant on their size and switching speeds. Transistor 
architecture and the materials used in their fabrication differ greatly, but the type solely 
used during this research is the Organic Field Effect Transistor (OFET), a schematic of 
which is shown in Figure 2.2. OFETs have three electrodes: drain, source and gate, with 
a semiconductor deposited between the source and the drain electrodes to form a 
semiconducting channel, and a layer of dielectric material separating the source, drain 
and semiconductor from the gate electrode. The length (L) and width (W) of the 
semiconducting channel can dictate the performance characteristics of the transistor. 
 
Figure 2.2: Schematic layout of an organic field effect transistor (OFET) with the various 
components of the transistor labelled and with the location for the semiconductor 
between the source and the drain electrode. 
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W
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The magnitude of the drain current (ID, the current that flows between the drain 
and source electrodes) can be modified by controlling the voltage bias of the gate 
electrode. This property allows the transistors to provide signal gain, be used as a 
switch, and many transistors in combination are used to make complex logic and control 
circuitry. 
OFETs function according to the field effect after which they are named: a voltage 
applied to the gate electrode cannot pass through the dielectric. However, the electric 
field (whose magnitude depends on the applied voltage) is allowed to pass through the 
dielectric and permeates through the transistor. At the interface with the semiconductor 
and dielectric, charge carriers accumulate, with the applied voltage (creating the electric 
field) denoting the type of charge carrier (electrons or holes) and the number of charge 
carriers accumulating at this interface. The type and number of charge carriers in turn 
influence the magnitude and direction of the current flow between the source and drain, 
with current only allowed to flow between these two electrodes once enough charge 
carriers have accumulated in the channel (i.e. above a certain threshold gate voltage). 
As was mentioned in the previous section, organic semiconductors (including the 
pentacene used in this study) generally behave like p-type semiconductors, which 
necessitates a negative voltage supply to the gate electrode (-VG). In contrast to silicon 
based semiconductors in which charge carriers are introduced by doping, the positively 
charged holes are injected from a grounded source electrode, requiring a negative bias 
(drain voltage, –VD) applied to the drain electrode so that current flows between source 
and drain electrodes. As mentioned in the last paragraph, the magnitude of the negative 
bias supplied to the gate electrode must exceed a certain threshold voltage for current to 
flow (|-VG|>|-VTH|). 
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With a very low bias to the drain electrode, the accumulated charge density in the 
semiconductor channel will remain about the same. However as the drain bias 
magnitude increases, the current between the source and drain (drain current, ID) 
increases linearly with an accompanying decrease in the charge density in the 
semiconductor. Upon further increase of the drain bias the gradient of the drain current 
versus drain voltage decreases non-linearly. When |-VD|>|VG-VTH| the density of charge 
carriers within the semiconductor at the drain electrode approaches zero we reach the 
“pinch-off” voltage, above which the drain current does not increase with increasing 
drain voltage magnitude (see Figure 2.4(a)). 
 
2.3.1 OFET Operating Modes 
In order to understand what happens within a TFT, it is important to understand 
what happens at the gate/insulator/semiconductor interface, which is represented by the 
MOS (metal/oxide/semiconductor) capacitor model. Unipolar transistors (where the 
semiconductor is either n-type or p-type, as opposed to ambipolar, where the 
semiconductor can be both) will operate in three modes depending on the positive or 
negative nature of the gate electrode bias: accumulation, depletion and inversion 
modes. In the case of OFETS using p-type semiconductors (where positively charged 
holes are the majority charge carriers), the OFET will operate in accumulation mode 
when a negative bias is applied to the gate electrode. The state of equilibrium (no 
applied gate voltage) can be seen in Figure 2.3(a). The energy band scheme for a 
transistor metal/insulator/semiconductor situation comprises of the HOMO (Highest 
Occupied Molecular Orbital, akin to the valence band), the metal electrode Fermi energy 
level (EF), the semiconductor Fermi energy level (intrinsic Fermi level (Ei)) and the 
LUMO (Lowest Unoccupied Molecular Orbital, akin to the conductance band). In this 
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explanation the HOMO level is below the electrode Fermi level, but in other cases the 
HOMO level can be above the Fermi level of the electrode. On application of a voltage, 
the equilibrium situation is broken and the Fermi energy level of the metal will move.  
For a p-type semiconductor, when a negative voltage is applied to the system it is 
now in accumulation mode (see Figure 2.3(b)) and the Fermi level of the metal (EF) 
moves upwards. This leads to the HOMO, LUMO and intrinsic Fermi level (Ei) in the 
semiconductor bending upwards near the insulator/semiconductor interface towards the 
new Fermi level of the metal. At this interface, at the site of the HOMO level bending up 
to reach the metal Fermi level, holes injected from the source electrode will begin to 
accumulate. 
 
Figure 2.3: Energy band scheme for four different situations (equilibrium, and 
accumulation, depletion and inversion modes): (A) Equilibrium with no applied voltage. 
(B) Accumulation mode caused by a negative applied voltage. (C) Depletion mode with 
a positive applied voltage. (D) Inversion with a very large positive applied voltage. 
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Alternatively in depletion mode, when a positive bias is used for the gate 
electrode, the electrode Fermi level will this time move downwards, leading to all the 
semiconductor bands bending down towards this modified electrode Fermi level. A result 
of this band bending is that the holes necessary for charge transport will be depleted at 
the semiconductor/dielectric interface (see Figure 2.3(c)). If this positive gate electrode 
bias is increased further the transistor will operate in inversion mode (see Figure 2.3(d)). 
The increased positive bias will result in further band bending at the 
semiconductor/dielectric interface until we reach the point where the semiconductor’s 
intrinsic Fermi level (Ei) will bend beyond the Fermi level of the electrode at equilibrium 
and the concentration of electrons at the interface will be greater than the concentration 
of holes. However, it should be noted that the transistors used in this research operate in 
accumulation mode only, the depletion and inversion mode explanations were included 
for completeness only. 
 
2.3.2 Transistor Operating Characteristics 
The goal of transistors is to modulate the current flowing between the source and 
the drain electrodes, the drain current (ID). This is as opposed to the gate current (IG), 
which results from unwanted current pathways back through the dielectric material (also 
known as the leakage current), and so it is desirous to minimise IG. 
The performance of transistors is analysed using electrical measurements of two 
transistor characteristics: the output characteristics (Figure 2.4(a)) which compare the 
relationship between VD and ID for fixed values of VG, and the transfer characteristics, 
which compare the relationship between VG and ID values for fixed VD values. 
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Figure 2.4: The Output (A) and Transfer (B) characteristics of functional transistor 
devices from which performance parameters can be obtained. 
 
2.3.2.1 Transistor Output Characteristics 
A schematic of the output characteristics of a transistor are displayed in Figure 
2.4(a) where the linear and saturation regimes have been identified for increasing VG. 
The linear regime (or region) occurs at low current or voltage values, and once the 
saturation threshold voltage is reached we enter the saturation regime where the 
increase in current (for increasing drain voltage) becomes sub-linear. The pinch-off point 
denotes the voltage value, VDSat, where the drain current no longer increases for 
increasing drain voltage, and the figure displays all the pinch-off points (for differing VG 
values) linked by a dotted line. The drain current in both the linear and saturation 
regimes are calculated using the Gradual Channel Approximation.
9
 The charge density 
within a channel between source and drain electrodes, Q, depends on the magnitude of 
the applied gate voltage above the threshold voltage at which charge begins to 
accumulate within the channel, VG – VTh, as well as the capacitance per unit area, Ci, of 
the dielectric layer and is governed by Equation 2.5. 
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𝑄𝐶ℎ𝑎𝑛𝑛𝑒𝑙 = 𝐶𝑖 × (𝑉𝐺 − 𝑉𝑇ℎ)  Eq. 2.5 
The Ci is defined as Ci = ε0εr/d where ε0 is the permittivity of vacuum, εr is the relative 
permittivity of the dielectric and d is the dielectric thickness. It is advantageous to have 
high capacitance values to allow higher ID at lower voltages, and this can be achieved by 
having a high εr dielectric or by decreasing the dielectric thickness. When a drain 
voltage, VD, is applied, the potential V(x) (a function of the distance from the drain 
electrode) between the source and drain electrodes decreases linearly, so the density of 
the induced mobile charges depends on the position in the channel, given by: 
𝑄𝐶ℎ𝑎𝑛𝑛𝑒𝑙 = C𝑖 × (𝑉𝐺 − 𝑉𝑇ℎ − 𝑉(𝑥))  Eq. 2.6 
If we neglect diffusion currents, ID is proportional to the channel width (W), charge carrier 
mobility (μ) (Equation 2.9) which is dependent on the carrier speed or drift velocity (vd), 
mobile charge density QChannel, and electric field, E(x), (Equation 2.8) at position x, to 
make ID equivalent to Equation 2.7. 
𝐼𝐷 = 𝑊𝜇𝑄𝐶ℎ𝑎𝑛𝑛𝑒𝑙𝐸(𝑥)  Eq. 2.7 
where 
𝐸(𝑥) =
𝑑𝑉(𝑥)
𝑑𝑥
 Eq. 2.8 
𝜇 =
𝑣𝑑
𝐸
 Eq. 2.9 
If the alternative definitions for QChannel and E(x) are substituted in we get Equation 2.10. 
𝐼𝐷𝑑𝑥 = 𝑊𝜇𝐶𝑖(𝑉𝐺 − 𝑉𝑇ℎ − 𝑉(𝑥))𝑑𝑉 Eq. 2.10 
When this is integrated over the whole channel length (L) and hence the over the entire 
potential range between source and drain electrodes (VD), we get Equation 2.11. 
𝐼𝐷𝐿 = 𝑊𝜇𝐶𝑖 ((𝑉𝐺 − 𝑉𝑇ℎ)𝑉𝐷 −
𝑉𝐷
2
2
) → 𝐼𝐷 =
𝑊𝜇𝐶𝑖
𝐿
((𝑉𝐺 − 𝑉𝑇ℎ)𝑉𝐷 −
𝑉𝐷
2
2
)  Eq. 2.11 
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In the case of the linear portion of current increase, VD<<VG and so Equation 2.11 
simplifies to Equation 2.12. 
𝐼𝐷⁡𝐿𝑖𝑛𝑒𝑎𝑟 =
𝑊𝜇𝐶𝑖
𝐿
(𝑉𝐺 − 𝑉𝑇ℎ)𝑉𝐷 Eq. 2.12 
As VD reaches VDSat, (pinch-off point) there is no further increase in ID as VD 
increases. An increase in VG results in further charge carriers accumulating at the 
interface between the gate and insulator, leading to more charges populating the 
channel between the source and drain electrodes. Accordingly, ID increases for greater 
VG values in both saturation and linear regions. When VD exceeds VDSat, (and therefore 
VD≥VG-VTh) and is factored into Equation 2.11, we obtain ID in the saturation regime 
(Equation 2.13). 
𝐼𝐷⁡𝑆𝑎𝑡𝑢𝑟𝑎𝑡𝑖𝑜𝑛 =
𝑊𝜇𝐶𝑖
2𝐿
(𝑉𝐺 − 𝑉𝑇ℎ)
2 Eq. 2.13 
  
2.3.2.2 Transistor Transfer Characteristics 
The transfer characteristics compare the relationship between VG and ID for fixed 
values of VD (see Figure 2.4(b)) and useful parameters can be obtained from either log-
linear or linear-linear plots. Useful parameters include transistor mobility, switch-on and 
threshold voltages, and ON/OFF ratio. In the perfect transistor, the measured ID should 
be identical for VG sweeps in both positive and negative directions. However, in the case 
of real devices there is generally a difference between the ID vs VG curves which is 
called hysteresis. Causes of hysteresis include the filling of trap states in the dielectric or 
the semiconductor, or slow polarization in the dielectric during measurement, which 
results in small changes in the capacitance and hence a change in ID for forward and 
reverse VG scans. 
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2.3.2.3 Charge Carrier Mobility 
When an electric field, E, permeates through a semiconductor, it results in 
electrons being subject to a force, F = -qE, (-q is the charge of an electron). The 
electrons travel at a drift velocity, vd, in a direction opposite to the applied electric field, 
where the drift velocity is related to the momentum of the electrons (between collisions), 
the force applied F, and , the time between collisions (see Equation 2.14).10 
𝐹 = −𝑞𝐸 = 𝑚𝑣𝑑 Eq. 2.14 
In Equation 2.15 one can see that vd is proportional to the applied electric field. The 
constant of proportionality is called electron mobility, μe, which has a unit of cm
2
/Vs, and 
depends on , the mean free time between collisions, the effective mass of an electron, 
as demonstrated in Equation 2.16. 
𝑣𝑑 =
−𝑞
𝑚
𝐸  Eq. 2.15 
µ𝑒 =
𝑞
𝑚
⁡𝑠𝑜⁡𝑣𝑑 = −µ𝑒𝐸 Eq. 2.16 
The equivalent equation for hole mobility, μp, is displayed in Equation 2.17.
10
 
𝑣𝑑 = µ𝑝𝐸  Eq. 2.17 
Transistor mobility is a very important quantity which indicates the speed at which 
the transistor can switch on or off,
1
 and can be modified by factors such as the applied 
gate bias. Mobility can be calculated in both the linear (μLin) and saturation regimes 
(μSat), see Figure 2.4(b). The gradient of VG against ID in a linear-linear plot can be used 
to calculate μLin (Equation 2.18) whilst the gradient from a linear-linear plot of VG against 
the square root of ID can be used to calculate μSat (Equation 2.19). 
µ𝑳𝒊𝒏 =
𝑳
𝑾𝑽𝑫𝑪
|
𝜹𝑰𝑫
𝜹𝑽𝑮
|  Eq. 2.18 
CHAPTER 2: LITERATURE REVIEW AND UNDERLYING THEORY 
40 
µ𝑺𝒂𝒕 =
2𝐿
𝑊𝐶
(
𝛿√𝐼𝐷
𝛿𝑉𝐺
)
2
 Eq. 2.19 
 
2.3.2.4 ON/OFF Ratio 
The ratio of the drain current in accumulation mode (the ON current) to the 
depletion mode (the OFF current) is called the ON/OFF ratio (see Figure 2.4(b)). This 
ratio is an informative gauge of the switching performance of an OFET with a higher 
ON/OFF ratio being more desirable.
1
 The ON/OFF ratio can be acquired from the 
transfer characteristics (linear-log plot of gate voltage versus drain current) by 
inspection. 
 
2.3.2.5 Threshold and Switch-On Voltages 
The VG value at which charge carriers start accumulating at the interface between 
the semiconductor and the dielectric, and ID increases abruptly, is called the threshold 
voltage, VTh (Figure 2.4(b)). Using a graph of VG versus the square root of ID one can 
obtain this threshold voltage,
10
 with a threshold voltage closer to zero being desirable 
since the transistor can operate at lower voltages. This threshold voltage can be 
problematic to ascertain as the anticipated sharp rise in drain current is not always so 
obvious, so the switch-on voltage (V0),
11
 the voltage value at which the drain current 
increases sharply on a log-linear plot of drain current versus gate voltage can be used 
instead (see Figure 2.4(b)). 
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2.4 Scanning Probe Theory 
In very simple terms, scanning probe microscopy uses contact between a probe 
and a sample in order to collect data on the sample surface. The most widely used 
scanning probe microscopy system is the atomic force microscope (AFM), which has 
imaging resolutions down to the angstrom level, and since its development in 1986 by 
Binnig et al.
12
 has become an invaluable tool for material characterisation, with 
advantages including little or no sample preparation (such as conductive coating in the 
case of scanning tunnelling microscopy), the ability to image a wide range of samples 
from metals and semiconductors to biological and liquid samples, and the generally non-
destructive nature of the imaging process. 
AFM systems are mainly used to produce topographical images of sample 
surfaces and variations in material properties, but more specialized systems can also 
probe electrical properties such as surface conductivity using conductive atomic force 
microscopy (CAFM). The typical AFM system (represented diagrammatically in Figure 
2.5) is composed of a silicon imaging probe mounted on a flexible cantilever; a laser 
diode is used to reflect a laser spot off the cantilever head into a photodiode array. 
Variations in surface properties cause deflection of the probe which in turn causes the 
beam position on the photodiodes to alter, which is monitored by the photodiode array 
and computationally transformed into a topographical surface map of the sample. When 
the silicon probe is brought very close to a sample surface, the cantilever is bent by 
various forces (such as chemical bonds, and electrostatic, capillary and Van der Waals 
forces) which influence the interaction between the probe and the sample surface. 
CHAPTER 2: LITERATURE REVIEW AND UNDERLYING THEORY 
42 
 
Figure 2.5: Diagram of an AFM system demonstrating the laser beam reflected of the 
flexible tip onto a multi segment photodiode. 
To permit investigations of different sample types (some samples are 
mechanically hard, whereas others (e.g. polymers) are mechanically soft and more likely 
to be damaged by hard contact), different scanning modes can be employed (see 
Figure 2.6): 
* Contact mode (Figure 2.6(a)) is the most basic AFM imaging mode and 
involves scanning the imaging probe along the surface of the sample.  Any change in 
the topography or in the attractive and repulsive forces between the probe and sample 
surface cause a change in the deflection of the probe. A pre-set deflection of the probe 
head or a fixed distance from the sample surface is maintained via a feedback loop, and 
the variation of the voltage drive signal applied to the piezoelectric actuator to maintain 
the pre-set deflection is used to build up an image of the sample surface or sample 
properties. 
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Figure 2.6: Schematic of four main AFM imaging modes: (A) Contact mode (B) 
Frictional force microscopy (C) Imaging based on tapping mode phase difference (D) 
Imaging based on tapping mode amplitude variation. 
* Frictional force imaging (also known as lateral force microscopy) is a form of 
contact mode imaging in which friction induced torsion of the AFM cantilever is used to 
build images.
13
 In friction force microscopy (Figure 2.6(b)) when the tip is scanned 
across the sample, differing material properties or topographical changes (such as 
slopes and boundaries) will affect the lateral deflection of the tip, which will in turn cause 
a lateral deflection of the laser beam falling on the photodiode. This is then translated 
into a visible contrast on an AFM image. Both frictional force and phase shift (discussed 
under tapping mode) highlight material changes, and so excel at highlighting fine detail 
on topographically busy samples. 
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* Tapping mode imaging (sometimes called AC-mode) is performed by vibrating 
the cantilever close to its resonance frequency.
14,15
 Imaging can be achieved in two 
ways using a tapping mode system; producing images from measured changes in phase 
(Figure 2.6(c)), or changes in amplitude (Figure 2.6(d)). Phase imaging is based on the 
observation that an AFM tip scanning the surface of the sample in tapping mode starts 
vibrating out of phase with the drive signal as a result of various surface material 
properties. The measured phase delay can yield information on the surface adhesive 
properties, composition, hardness and elasticity. In amplitude imaging, when the probe 
encounters areas of different height, the vibrational amplitude is altered allowing the 
building up of a picture of topographical features. The nature of tapping mode means 
that the probe is in intermittent contact with the sample, facilitating the imaging of softer 
surfaces including organic materials or polymers and even some liquids. 
 
2.5 Conductive Atomic Force Microscopy 
As well as being able to image the physical and chemical properties of samples, 
the electrical properties can also be probed using Conductive Atomic Force Microscopy 
(CAFM), an extension of ordinary AFM systems which utilises conductive probes 
(usually metal coated) to analyse biased samples. CAFM (also known as conducting 
probe atomic force microscopy) is a very useful analytical tool which can be used at its 
most basic to produce point I-V curves at the location of the probe, or can be used to 
produce two-dimensional surface conductivity maps (along with simultaneous 
topographical mapping). CAFM conductive mapping works by applying a bias to a 
sample through an electrode which is in contact with the sample film (connected to the 
voltage source in the case of our samples through a copper wire attached to the 
electrode with conductive silver paint). A conductive AFM probe is then scanned over 
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the surface of the sample in order to collect or inject electrons (with our system this 
scanning is completed in contact mode using Ti/Pt coated probes). The conductive 
scanning probe effectively allow us to map the ability of each point of the sample 
transport current between the electrode and the conductive probe i.e. it measures the 
strength of the conductive pathway through the sample between the electrode and 
probe. 
CAFM can be performed either vertically or laterally (Figure 2.7). Vertical imaging 
takes place above the electrode and maps the ability for charge carriers to be 
transferred vertically, whilst lateral imaging involves scanning some distance away from 
an electrode to map charge percolation pathways laterally through the sample. Our own 
system has sample bias limitations of +/- 10 V and imaging saturation levels of +/- 10 
nA, and owing to the fact that our system is only capable of CAFM contact mode 
imaging, CAFM samples generally need to be mechanically hard. 
 
 
Figure 2.7: Schematic of the two main CAFM imaging modes with Vertical imaging over 
the biasing electrode on the left and Lateral imaging a distance away from the biasing 
electrode. 
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CAFM has its origins in the mid 1990’s16,17 and has since been used to analyse 
materials ranging from metal oxides, metals, and crystalline organic/inorganic 
semiconductors. Softer samples (such as polymers) which are generally damaged or 
destroyed by conductive probes scanning in contact mode are not generally suitable 
with for CAFM analysis, so an approach for analysing softer organic samples has been 
developed in which tapping mode probes which have been coated with a conductive 
metal and are used to produce topographical images of the sample (so as not to 
damage the sample with contact mode imaging) followed by stationary I-V point 
measurements in contact with the sample in order to gain information on the electrical 
properties of the sample. This approach has been used with success by Frisbie et al.
18
 
when analysing molecular crystals of the small-molecule organic semiconductor 
sexithiophene (6T). Using point I-V curve measurements they calculated the contact 
resistance between the probe and the 6T crystal, and the 6T crystal and the biasing gold 
electrode (82 MΩ). This was done by calculating the resistance set distances moving 
away from the biasing electrode and extrapolating a straight line through these values, 
taking the intersect of the resistance axis at distance=0 (boundary with the biasing 
electrode) as the contact resistance. They then extended these resistance 
measurements over a grain boundary, where there was a large jump in resistance, and 
extrapolated a straight line through these much higher resistance values after the grain 
boundary which gave a total contact resistance value of about 25 GΩ. Assuming that the 
contact resistance for the probe-6T/6T-electrode was similar to the value obtained 
before (82 MΩ or so), they assumed that the vast majority of the contact resistance 
value after the single grain boundary could be attributed to the grain boundary 
resistance itself.  
Other organic semiconductors which have been analysed include pentacene, 
where studies have been undertaken to map charge transport within pentacene of 
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different crystal structures,
19,20
 pentathiophene-based films,
21,22
 and grain boundary 
values within crystalline organic semiconductor films.
21,23
 Another notable application 
has been to undertake grain boundary resistance analysis, resistance per unit length 
within crystalline domains, and charge transport mapping within a diF-TES ADT:PTAA 
blend (small molecule and polymer semiconductors respectively).
24
 CAFM has also been 
used to map charge transport in films composed of discrete metal-insulator domains,
25
 
and charge transport along individual carbon nanotubes (including contact resistance 
between electrode, probe and carbon nanotube, and the resistance per unit length of the 
nanotube).
26
  
One use of CAFM which has particular relevance to this research was the use of 
CAFM to analyse charge transport between silver nanowires and aluminium-doped zinc 
oxide for use in solar cells.
27
 The CAFM maps produced were used as a basic 
demonstration of charge transport through films composed of the silver nanowires and 
Al-doped ZnO, as well as being used to observe the charge transport interaction 
between the different material components when the setup was illuminated. 
 
2.6 Scanning Thermochemical Lithography 
As previously noted in the Introduction chapter, solution processible electronics 
offer many advantages in comparison to conventional silicon based electronics including 
the enabling of flexible and transparent electronics, and very simple and economical 
processing techniques such as printing and spray coating. At the same time it was also 
noted that so far these solution processible materials and flexible substrates are limited 
to patterning resolutions in excess of a micron; due to the incompatibility of these 
materials and substrates with conventional nanopatterning techniques such as 
photolithography (in particular those organic-based electronic materials which cannot 
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stand the elevated temperatures and harsh conditions associated with conventional 
lithography methods, and the poor tracking and patterning quality of these methods on 
flexible substrates) and has confined their application to large area electronics such as 
displays and photovoltaics. This has led to other, more appropriate methods of 
nanopatterning being explored including scanning probe based techniques. 
 
2.6.1 Scanning Probe Based Nanopatterning 
Scanning probe based methods are highly localised in their effects and do not 
require harsh processing conditions, making them compatible with organic electronic 
materials and flexible, low temperature substrates, and as such they offer an alternative 
nanopatterning approach with real potential through the direct manipulation or 
functionalisation of materials. These methods include: dip-pen nanolithography (DPNL), 
AFM ploughing, local oxidation nanolithography (LON), and scanning thermal 
lithography (SThL). AFM ploughing (also commonly known as dynamic ploughing) is a 
very simplistic method which involves the use of an AFM probe scanned in contact with 
a sample with a high loading force in order to selectively remove material (particularly 
polymer resist layers),
28
 this method unfortunately suffers from high probe wear and tear 
as well as a large amount of debris surrounding the site from the displaced material. 
These factors have been somewhat ameliorated by simultaneous heating of the material 
above the glass transition temperature in order to soften the material.
29
 DPNL involves 
the transfer of material deposited on a scanning probe onto a substrate whilst the probe 
is scanned in contact mode. Materials that can be deposited via DPNL include molecular 
inks such as alkanethiols
30
 and silanes
31
 which diffuse onto the substrate through a 
water meniscus, and liquid inks include such diverse materials as proteins,
32,33
 DNA
34
 
and peptides,
35
 conductive inks
36
 and sol-gels,
37
 however these liquid inks generally 
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suffer from lower resolutions in the low micron range as opposed to below 100 nm for 
molecular inks. LON is a patterning system which can locally oxidise certain materials by 
applying a current from a conductive scanning probe through a water meniscus. The 
current interacts with the meniscus breaking the covalent bond in the water molecules, 
oxidising the material surface within the bounds of the meniscus (the size of which can 
be controlled by varying ambient humidity and this dictates the patterning resolution) and 
releases hydrogen gas as a waste product. Materials which have been oxidised include 
III-V semiconductors, metals such as aluminium, molybdenum and titanium,
38
 and 
graphene,
39,40,41,42,43,44
 LON is also used in the fabrication of functional nanoscale 
transistor devices including single electron
45
 and nanowire field effect transistors.
46,47,48
 
SThL (sometimes referred to as thermochemical nanolithography or TCNL) utilises 
specially fabricated probes which can be resistively heated to very high temperatures in 
order to thermally functionalise materials, taking advantage of the incredible precision 
and high resolution (down to the 10 nm scale)
49
 associated with scanning probe 
techniques. The heating effects are highly localised and no other harsh processing 
parameters are associated with the method meaning it is highly compatible with low 
temperature substrates and organic electronic materials. The application of SThL is the 
focus of the first part of this research and the next sections of this chapter deal with: (i) a 
review of previous research and applications (ii) theory and functionality behind SThL. 
 
2.6.2 Scanning Thermochemical Lithography – A Literature Review 
One of the original usages envisaged for SThL was for data storage, where the 
SThL probe would thermally indent a film for the fabrication of data bits. This has been 
achieved at its most basic level through the use of a laser-heated AFM probe to make 
indents in a polymer surface,
50
 right through to more advanced and high resolution 
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systems such as the IBM millipede (over 900 SThL probes mounted in parallel) which is 
capable of producing indents below 40 nm in resolution and data storage densities of 
over 1Tbit inch
-2
.
51,52
 However it was not long before SThL was applied to a range of 
other roles and material types than data storage through the indentation of polymers. 
Applications of SThL fall into two broad categories: (i) addition or removal of a material 
(ii) thermochemical modification of a material. 
The method of deposition of a material using SThL has been termed thermal Dip-
Pen Nanolithography (tDPNL). tDPNL involves loading the SThL probe with a material 
which is a solid at room temperature. On heating of the SThL probe, the material will 
melt and flow from the SThL probe to the substrate. This has been attempted with the 
deposition of octadecylphosphonic acid (ODPA)
53
 and indium.
54
 Material removal has 
been limited to the thermal removal of the polymers such as poly(hydroxyl styrene) and 
PMMA.
55,56,57,58,59
 This approach of removing materials is best demonstrated by Pires et 
al.
58
 who patterned molecular resist with incredibly high levels of precision in three 
dimensions. The resist used in this work was composed of organic molecules which 
were bound into a glassy state by hydrogen bonding interactions. The modest 
temperature and the short time period (in the microsecond time frame) required to 
remove the resist means that the high processing speeds can be achieved. Below a 
perceived temperature of 330 °C, the patterning relies on embossing of the resist, 
however above this temperature, after breaking the hydrogen bonds, the molecules are 
alleged to diffuse to hotter portions of the tip where they evaporate, leaving little or no 
displaced material. The patterning regime was divided into discrete pixels, in which two 
voltage pulses were applied to the tip; one to heat the probe, and the second voltage to 
apply a force to the probe and so dictate the depth of the pixel. 
By far the largest application of SThL is for the thermochemical modification of 
materials, ranging from solution processible precursors of polymers, small molecule 
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materials, metal oxides and the patterning of metallic inks, to the patterning of flaked 
semiconductors such as graphene oxide. Graphene oxide is an insulating material and 
has become of interest as a graphene derivative that is comparatively easy to separate 
into single layer material and owing to its hydrophilic nature is easy to deposit into thin 
film form, convertible into a more semiconducting or conductive material (e.g. reduced 
graphene oxide, rGOx, although this material is not as conductive as pristine graphene) 
either by chemical means or heating to high temperatures. Riedo et al.
60
 used SThL to 
convert portions of graphene oxide flakes at comparatively low temperatures (around 
100 °C). On application of the heated probe, oxide groups were removed in the 
reduction process, with a decrease in the graphene oxide thickness and an increase in 
the conductivity of converted portions, and with the resulting properties of the rGOx 
depending on the extent of the reduction process. The researchers achieved excellent 
feature resolutions of 12 nm at FWHM, however there were no functional devices 
produced. A similar material to graphene oxide is fluoro-graphene, another insulating 
material that on heating will revert to a more semiconducting/conducting material called 
reduced fluoro-graphene (rFG),
61
 in a similar fashion to the reduction of graphene oxide 
to rGOx. After application of the heated tip (indicated by a decrease in film thickness due 
to remove of fluorine groups) the current increased by a factor of 10
4
. Incorporated into 
transistors, a field effect mobility of about 20 cm
2
 V
-1
s
-1
 was measured. 
Kim et al.
62
 achieved some rather interesting work using SThL to convert certain 
sol-gel precursor into ferro-electric nanostructures (ferro-electric materials have an 
electric dipole moment (measurement of electrical polarity) which can be reversed under 
an external electric field), the precursors used were Pb(Zr0.52Ti0.48)O3 (PZT) and PbTiO3. 
This work is the first published work with a sol gel precursor which requires far higher 
temperatures in order to produce the crystalline structures (perceived temperatures of 
550 °C for a heater temperature of 1300 °C) and as such, specialised probes are 
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necessary to maintain such high temperatures; these high temperatures also 
necessitate low probe speeds. 
A very popular material used in conjunction with SThL is PXT (poly(p-xylene 
tetrahydrothiophenium chloride)), which can be thermally converted to PPV. The PPV 
precursor is spincoated onto substrates of varying film thicknesses. After heated 
scanning the PPV is then developed by removing unconverted precursor with solvent. 
PPV structures have been produced with resolutions down to 30 nm.
63,64,65
 SThL may 
also be used with patternable resist materials to create patterned structures as a mask 
for a subsequent etching step to indirectly pattern a secondary material. For example 
SThL has been applied to photoresist materials on at two notable occasions, once by 
Basu et al.
66
 and more recently by Knoll et al.
67
 
 There are other interesting applications of SThL which extend beyond the 
patterning of electronic structures or production of patterning masks. An example is the 
modification of the wettability of a polymer film, which could be reversed once (by a 
second heating at a different temperature). In order to achieve this, a copolymer was 
used in this work [p(THP-MA)80p(PMC-MA)20] where the THP (tetrahydropyranyl) 
produced an initially hydrophobic surface.
68
 When the material is heated to ~130 °C, the 
THP side groups are cleaved to create carboxylic acid groups, which make the surface 
hydrophilic. A second heating regime at ~180 °C results in the dehydration of the 
carboxylic acid groups to form anhydrides, which makes the surface increasingly 
hydrophilic. This nanoscale wettability modification hints at its possible application in 
nanoscale sensors and nanofluidic devices. Other applications include the selective 
deprotection of active amine groups to produce favourable surfaces for the deposition of 
proteins, DNA and C60 with resolutions of 10 nm.
49
 
 Aside from the use of SThL as a tool for the patterning of functional materials, a 
large amount of work has been undertaken to understand the theory and fundamental 
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processes which underpin the interaction between the thermal probe and the underlying 
material and substrate. Research groups which have contributed to this research include 
Mamin et al.
50
, King et al.
68,69,70
, and the very interesting work by Vancso et al.
71,72,73
. 
The theory and fundamental processes behind SThL will be discussed in the next 
section. 
 
2.7 SThL Theory and Operation 
SThL systems comprise of three components: an AFM system, SThL probes and 
a temperature control unit. The most common types of SThL probe cantilevers are 
fabricated from silicon and are composed of two highly doped (and hence highly 
conductive) arms which are bridged by a highly resistive central portion on which is 
mounted the heatable probe (see Figure 2.8). Applying an electrical current to the 
conductive arms results in ohmic heating of the central highly resistive bridging section. 
The patterning probe which actually makes contact with the sample is mounted on the 
central higher resistive heating element and is heated by thermal conduction from the 
heating element. Variation of the voltage applied to the conductive arms results in a 
variation of the heated probe temperature. In this section I shall concentrate on the 
theory and functionality of SThL systems, beginning with SThL probe temperature 
calibration and basic heat transfer theory, followed by an analysis of the factors affecting 
the resolution of SThL systems supported by finite element simulations.
74,75
 
CHAPTER 2: LITERATURE REVIEW AND UNDERLYING THEORY 
54 
 
Figure 2.8: Diagram of an SThL probe cantilever displaying the highly doped (and 
therefore conductive) cantilever arms. Bridging the cantilever arms is a highly resistive 
central portion containing the imaging probe, which is ohmically heated to a temperature 
that can be controlled by varying the voltage applied across the conductive cantilever 
arms. 
 
2.7.1 Calibration of Probe Temperatures 
Various calibration techniques have been used to calibrate SThL probes with the 
main techniques that have achieved the most success being: isothermal calibration, 
single point calibration, Raman thermometry, and calibration through the correlation of 
the probe resistance with the melting of polymer samples (polymer melting point 
standards), all of these methods have been described in detail by King et al.
76
 With the 
first three calibration techniques, the obtained calibration curves give the temperature of 
the cantilever, whilst the polymer melting technique gives the temperature at the 
cantilever and polymer sample interface (which differs from the actual cantilever 
temperature owing to the effects of thermal resistance between the cantilever and 
sample). 
Doped, highly-conductive arms
Resistive heater portion
Scanning Probe
Current path
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The calibration technique used in this research was the Polymer Melting Point 
Standards technique as polymer samples were provided with the nanoTA system. 
Calibration of the ThermaLever SThL probes is achieved by placing the probe in contact 
with several polymer samples and switching off the feedback. An applied voltage is 
ramped at a selected rate (measured in V/s) with a maximum voltage of 10V, and 
underneath the heated probe the polymer sample expands with increasing temperature 
which causes the probe deflection to increase (see Figure 2.9). When the temperature 
at the interface between the probe and the polymer reaches the polymer melting point, 
the probe sinks into the sample which is measured as a rapid decrease in the measured 
deflection, and the voltage at which the sample melts is correlated to polymer melting 
temperature. 
The three calibration reference samples used are: PCL (Tm = 55 °C), HDPE (Tm = 
116 °C) and PET (Tm = 235 °C). The calibration is conducted multiple times for each 
polymer type, with the average voltage (temperature) value being recorded. The 
accompanying software calculates a quadratic curve through these three average 
voltage values which are approximated to the three material melting temperatures, and 
the quadratic curve is used as the temperature-voltage calibration curve for that 
particular probe (graph on bottom right of Figure 2.9). 
This method is more applicable to our research as it calibrates the temperature 
experienced by the polymer at the interface with the probe. However, since the polymer 
melt standards calibration technique uses polymer samples, the temperature according 
to the calibration curve would less accurately represent the actual temperature 
experienced at the material/probe interface for materials with different thermal 
conductivities and specific heat capacities to polymers. This was not a large problem in 
our case as we predominantly heated precursors mixed with various solvents where the 
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thermal properties are broadly similar to polymers, and where probe scanning speed has 
far greater effects on the experienced temperature. 
 
Figure 2.9: Diagram of an SThL probe in contact with a polymer during a temperature 
ramp along with graphs displaying vertical deflection of the probe versus probe 
temperature. Top: the probe resting in contact with the polymer at low temperatures. 
Second: the probe is deflected vertically upwards with increasing temperature owing to 
polymer thermal expansion. Third: the probe has passed the melting temperature of the 
polymer (at the deflection curve peak) and is sinking into the polymer. Fourth: average 
values are obtained for all three calibration materials at different melting temperature, 
and a quadratic curve is fitted to the three points to produce the temperature calibration 
curve for different probe voltage values. 
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In contrast to the polymer melt standards; isothermal calibration, single point 
calibration and Raman thermometry, as aforementioned, measure the temperature of 
the probe directly. The temperature experienced within the sample would be 
substantially lower than the probe temperature itself owing to such elements as sample-
probe interface thermal resistance. 
Doped silicon SThL probes have voltage characteristics which are dictated by the 
resistance characteristics of the doped silicon within the cantilever.
76
 The electrical 
resistance increases with increasing temperature until a maximum is reached (Figure 
2.10, the maximum is dependent on the doping concentration and critical dimensions of 
the probe). The peak resistance value then acts as the maximum resistance value used 
by the temperature control unit. The voltage corresponding to this resistance value and 
the temperature induced in the probe by this voltage are taken as the maximum 
temperature/voltage values for this particular probe. 
 
 
 
 
 
 
 
Figure 2.10: Graph of cantilever resistance vs probe temperature demonstrating that the 
resistance reaches a peak before decreasing again, and the temperature associated 
with this maximum resistance is the maximum controllable temperature for that particular 
probe. 
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2.7.2 Heat Transfer Theory 
The amount of heat energy travelling from the SThL probe into the underlying 
sample is heavily reliant on the total thermal resistance (the propensity of a material or 
an interface between materials to resist the flow of heat energy [m
2
K/W]) between the 
probe and the sample surface (Rps), see Equation 2.20, where the probe thermal 
resistance is denoted by Rp, the interface thermal resistance between probe and sample 
surface is denoted by Rint, and the spreading thermal resistance between the sample 
film and substrate is denoted by Rsp (see Figure 2.11).
60 
𝑅𝑝𝑠 = 𝑅𝑝 + 𝑅𝑖𝑛𝑡 + 𝑅𝑠𝑝 Eq. 2.20 
 
 
 
 
 
 
 
Figure 2.11: Diagram of the thermal resistance values that need to be taken into 
account when describing heat transfer between an SThL probe and a sample deposited 
on a substrate. 
The total heating efficiency of a system, C, can be calculated according to Equation 
2.21
60 
where Tp-s (°C) is the temperature at the probe-surface interface, Trm is room 
temperature, and Th (°C) is the heater (or probe) temperature. 
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𝐶 =
𝑇𝑝−𝑠−𝑇𝑟𝑚
𝑇ℎ−𝑇𝑟𝑚
=
𝑅𝑠𝑝
𝑅𝑝+𝑅𝑖𝑛𝑡+𝑅𝑠𝑝
  Eq. 2.21 
 
2.8 Factors Affecting SThL Resolution 
One of the important properties of SThL is the very high resolution that can be 
achieved when thermally functionalising the surface material and assessing the factors 
that affect feature size, in order to increase the patterning resolution, is highly desirable. 
It has been noted by various research groups
60,64
 that the size of features produced by 
SThL, from precursor materials, can be controlled by modifying sample and scanning 
parameters, and in order to control the patterning of features studied in this research an 
analysis of the different parameters affecting their production was undertaken, with 
special attention paid to those affecting the width of patterned features.  
The heat transfer dynamics of a heated probe are different to those of bulk 
heating the sample. In the case of bulk heating with a hotplate the critical parameter is 
temperature, in general the heating duration with a hotplate is sufficiently long that the 
sample is raised to approximately the same temperature as the hotplate. In SThL 
patterning, various parameters come into play and these have to be balanced in order to 
produce features of a desired size. The system and scanning parameters identified as 
the most crucial here are: 
(i) Film Thickness 
(ii) Probe Properties (Temperature, Width and Scan Speed) 
(iii) Contact Force 
(iv) Sample Thermal Properties 
CHAPTER 2: LITERATURE REVIEW AND UNDERLYING THEORY 
60 
To understand the parameters affecting feature size, finite element simulations 
were undertaken. These simulations were not used to produce an exact replica of the 
real life situation, but to recognise trends and how the measured temperature changes 
when geometrical (film thickness, heated probe width) and material parameters or scan 
speed are varied. These simulations have been of great value and have augmented my 
understanding of the dynamics of heat transfer from a heated probe to a precursor, and 
have direct implications in this practical research. What follows here is a description of 
the simulation model and equations used, as well as material parameters. 
 
2.8.1 Finite Element Simulation Parameters 
The simulations modelled a two dimensional situation, utilising the Heat Transfer 
module from commercially available Comsol Multiphysics Software Version 4.0. As 
previously discussed in the Heat Transfer Theory section, there are multiple thermal 
resistance factors at the different material interfaces: the thermal resistance of the SThL 
probe (Rp), the thermal resistance at the interface between the probe and the sample 
surface (Rint), and thermal resistance (Rsp) to the spreading of heat energy from the 
sample film to the underlying substrate. The calibration scheme used for our SThL 
probes characterises the temperature experienced by the polymer material film at the 
interface between the probe and the polymer, as opposed to the temperature of the 
probe itself, and we essentially can ignore both the probe thermal resistance (Rp) and 
the probe-surface interface resistance (Rint) for simulation purposes. This simplifies the 
simulation model and allows the heated probe interface to be modelled as a boundary 
on the surface of the polymer. The precursors used in the practical investigations were 
spincoated onto the underlying substrate and consequently had good thermal contact 
with it, allowing Rsp to also be ignored in any simulations.  
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Three types of heat transfer (conduction, convection and radiation) are possible 
between the materials being considered; conduction (heat transfer in solid materials), 
convection (heat transfer through gases or liquids which are transient in nature) and 
radiation (heat transfer through emission or absorption of photons). The model in 
question represents heat transfer between two solid materials which are in good thermal 
contact, which means that convective heat transfer need not be considered. Although 
radiative heat transfer does indeed occur between the heated SThL probe and the 
sample film in real life, simulations conducted by others
64
 indicate the insignificant 
effects of radiative heat transfer, allowing us to neglect including it in our simulations. 
The variable parameters which affect the amount of heat energy transferred from the 
probe to the material are the contact area, the temperature of the probe, and the probe 
speed. For proper conversion the material must have enough heat to reach its 
conversion temperature and has to be converted for the full depth of the film, so that the 
converted features are anchored to the substrate and are not washed away during any 
subsequent developing step.
64
 
Bearing in mind the eventual planned transistor fabrication using pre-patterned 
transistor structures, the basic model structure comprised of a 300 nm thick SiO2 layer 
that is considered the substrate here topped with a 20nm thick layer of the pentacene 
precursor as shown in Figure 2.12. The silicon dioxide substrate and the layer of 
precursor were represented by semi-infinite planes (which means that the layer 
thickness is several orders of magnitude smaller than its length). The heated probe was 
modelled as a boundary, roughly corresponding to the probe’s geometrical width on the 
polymer surface, which was heated to a desired temperature to act as the heat source. 
Schematics of the model are shown in Figure 2.12. 
The conductive heat transfer equation used for the Comsol Multiphysics 
simulations is:  
CHAPTER 2: LITERATURE REVIEW AND UNDERLYING THEORY 
62 
𝜌𝐶𝑝
𝜕𝑇
𝜕𝑡
+ ∇ ∙ (−k⁡∇T) = 𝜌𝐶𝑝(−𝐮 ∙ ∇T) Eq. 2.22 
where, Cp = specific heat capacity, ρ = material density, k = thermal conductivity, T = 
temperature, u = velocity, and t = time. In the thermal equilibrium case, where 
𝜕𝑇
𝜕𝑡
= 0 
(steady state, which means that any change differentiated with respect to time will be 
zero. In more specific terms this means that after an amount of time has passed for the 
system to reach an equilibrium situation, the amount of heat energy entering any region 
of the sample will be equal to the heat energy leaving the region), Equation 2.22 
reduces to Equation 2.23: 
∇ ∙ (k⁡∇T) = 0 Eq. 2.23 
A double integration of Equation 2.23 will result in a linear temperature gradient 
throughout the solid in contact with the heat source. SiO2, used as the substrate material 
in practical investigations, has a thermal conductivity (k) of 1.3 W/mK, a specific heat 
capacity (Cp) of 820 J/kgK, and a density (ρ) of 2600 kg/m
3
. The main material to be 
patterned using the SThL system was a precursor to pentacene which converted into 
crystalline pentacene at temperatures in excess of 120 °C (the precursor is more fully 
described in chapter 3 section 3.2). Before thermal conversion the precursor is 
amorphous, but after conversion it turns into crystalline pentacene, so it was decided to 
run two parallel sets of simulations to represent the two extremes in the material 
properties of the precursor – before and after conversion by SThL. Poly(methyl 
methacrylate) (PMMA) with k = 0.19 W/mK, Cp = 1420 J/kgK and ρ = 1190 kg/m
3
, was 
used to simulate the initial amorphous state of the precursor material
64
 and for the 
crystalline state of the converted crystalline pentacene, values of k = 0.58 W/mK, Cp = 
311 J/kgK and ρ = 1300 kg/m3 were used. The precursor sides and surface were set to 
be thermally insulating and the bottom and sides of SiO2 were set to room temperature 
by connecting to a heat source of 20 ℃ (simulating ambient room temperature 
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conditions).
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 Two types of simulation were undertaken, steady state and transient state, 
to assess both a stationary and a transient heated probe in contact with a precursor. 
Steady state simulations are used to model temperature profiles, whilst for the transient 
state, the heat source boundary used to represent the probe is moved along the sample 
surface. 
 
Figure 2.12: Diagram of the basic model used in the finite element simulations to model 
heat transfer at different substrate temperatures and scan speeds. Reproduced from ref. 
75 with permission from The Royal Society of Chemistry. 
2.8.2 Film Thickness and Probe Width 
In the practical investigations, it was intended to convert the precursor using 
SThL into pentacene, followed by rinsing away of the unconverted precursor sections to 
leave free-standing pentacene structures and for a converted precursor feature to 
remain anchored to the substrate after the removal of unconverted precursor, the 
conversion of the precursor needs to be completed throughout the thickness of the 
sample. To accomplish this, the temperature at the precursor substrate/precursor 
interface needs to be equal to or greater than the precursor conversion temperature. 
With a heated probe resting in thermal contact with the precursor layer, the temperature 
gradually decreases as we move away from the heated probe (as can be seen from the 
temperature contours changing from red to blue in Figure 2.13). In the simulations, the 
width of a converted feature was defined as the width of the temperature contour 
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representing the conversion temperature of the pentacene precursor touching the 
precursor/substrate boundary. With a heated probe resting in thermal contact with the 
precursor layer, the temperature linearly decreases as we move away from the heated 
probe (as can be seen from the temperature contours changing from red to blue in 
Figure 2.13). 
 
Figure 2.13: Schematic of a 20 nm thin polymer film, on top of a 300 nm silicon dioxide 
substrate, with a 100 nm wide heat source symbolising the SThL probe of constant 
temperature, with contours of constant temperature emanating from the probe. 
Reproduced from ref. 74 with permission from Wiley. 
In the simulations, the width of a converted feature was defined as the width of 
the temperature contour representing the conversion temperature of the pentacene 
precursor touching the precursor/substrate boundary. As the film thickness increases 
and the substrate moves a greater vertical distance away, the temperature of the probe 
has to be increased in order to push the precursor conversion temperature contour 
further out until it reaches the substrate. However as the precursor conversion contour is 
pushed to a greater depth, the contour width, and hence the feature width is also 
increased. If conversely we decrease the film thickness, the features become narrower. 
As the film thickness decreases to the point where the probe width >> film thickness, the 
heat transfer from the probe becomes increasingly vertical, and the feature width 
decreases to roughly the same width as the probe (see Figure 2.14) and in accordance 
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with the simulations and practical investigations in this thesis, and the SThL research of 
others,
77
 the resolution limit of SThL systems corresponds roughly to the width of the 
probe. 
 
 
 
 
 
 
 
 
 
Figure 2.14: Graph displaying the resulting feature widths for films of PMMA and 
pentacene of differing film thickness, demonstrating a linear relationship. Reproduced 
from ref. 74 with permission from Wiley. 
It is clear from Figure 2.14 that a greater film thickness results in an increase in 
the feature width for both materials and reinforces the concept that higher feature 
resolution (i.e. thinnest feature sizes) can be achieved by reducing the thickness of the 
films to be the thinnest possible with the minimal feature width tending towards the width 
of the probe (100 nm in the case of the simulations in Figure 2.14). The difference in 
feature size for the equivalent film thickness in the two materials is caused by the lower 
thermal conductivity and the higher heat capacity (the amount of energy needed to raise 
an amount of material by a fixed temperature) of the PMMA material in comparison to 
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the pentacene resulting in wider features for the PMMA material than for pentacene for a 
given film thickness. Based on this evidence it was decided to decrease the film 
thickness to the minimum film thickness which would result in complete coverage of the 
substrate without any voids in the film. 
As has been explained above, the maximum resolution that can be achieved by 
SThL systems is the width of the probe, so a very simple way of increasing the 
resolution (decreasing the feature width) is to decrease the width of the probe. 
Unfortunately this can only be done by those with the capabilities for manufacturing 
probes, which was not an option for this research and the resolution achievable was 
limited by the widths of the probes purchased (which we estimated to be about 70-100 
nm, see chapter 3 section 3.3 for more detail). 
 
2.8.3 Probe Temperature and Scan Speed 
Control of the local temperature within the precursor material is of critical 
importance. Both probe temperature and scan speed modification have a great effect on 
the temperature experienced by the patterned material, and are the only factors that can 
be controlled during SThL operation (the other factors can only be changed during the 
sample fabrication stage). The experienced temperature can have a great effect on the 
width and depth of a converted feature. As was explained in the previous section, when 
a heated probe is placed in contact with the sample surface, there is a temperature 
gradient with decreasing temperature contours. The width and depth of a converted 
pentacene feature is defined as the width and depth of the volume of precursor within 
the bounds of temperature contour which represents a temperature which greater than 
or equal to the necessary precursor conversion temperature. For increasingly higher 
temperature probes, more heat energy is transferred during an exposure period and 
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hence a higher temperature is experienced within the precursor, leading to a feature of 
greater width and depth. 
Variation of scan speed can also have a marked effect on the experienced 
temperature, a faster scan speed results in a given unit area of precursor having a 
shorter contact duration with the heated probe meaning that less heat energy is 
transferred to the precursor and a lower temperature is experienced by the sample film. 
In order that the precursor experiences the required conversion temperature, a balance 
of the probe temperature and scan speed is necessary; low probe temperatures 
necessitate a slow scan speed for conversion of the precursor to occur, whereas higher 
probe temperatures allow an increase in scan speed whilst still resulting in the precursor 
experiencing the required conversion temperature. Transient motion simulations were 
used to model the change in precursor temperature for varying scan speeds, in addition 
to establishing the maximum scan speed for varying film thickness that precursor 
conversion occurs to the full (at 120 °C) to the precursor/substrate interface. Figure 2.15 
shows an exponential increase in maximum scan speed for decreasing film thickness, 
demonstrating the substantial increases in speed that can be accomplished by keeping 
film thickness to the absolute minimum. 
 
2.8.4 Probe Contact Force 
Opinion is divided over whether contact force on of the probe on the film surface 
affects the interface temperature. Simulations conducted by Nelson et al.
78
 demonstrate 
that a higher probe contact force will lead to an increase in the effective contact area of 
the probe with the polymer layer due to the probe being pushed deeper into the polymer 
layer. These simulation results differ from experimental results where softening 
temperatures of polymers were found to be independent of the probe contact force,
79
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possibly due to the requirement for heat to diffuse into the polymer around the probe 
before sinking into the probe was detectable.
80
 Owing to this great difference between 
simulation and practical results observed by other research groups, it was decided not to 
spend time on simulations varying the contact force or probe/polymer interface. To keep 
things simple and bearing in mind the fact that the contact force could not be accurately 
controlled or fully quantified, only two distinct contact force settings were used; low or 
normal contact force (described as the voltage level at which the probe comes into first 
contact with the sample surface) and high contact force (a bias of 6 V). 
 
Figure 2.15: Graphs displaying the exponential relationship between maximum scan 
speed and film thickness for both material types. Reproduced from ref. 74 with 
permission from Wiley. 
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2.8.5 Sample Thermal Properties 
The thermal properties of the patternable material and the substrate also have an 
effect on heat transfer dynamics.
78,77
 The patternable material is generally chosen for 
other reasons other than its thermal properties (such as transformation from inert to 
active material), but some consideration can be made in choosing a substrate. For a 
precursor to reach a desired conversion temperature, a precursor deposited on a high 
thermal conductivity substrate would require a higher probe temperature than a 
precursor on a low thermal conductivity substrate. This is a direct result of the substrate 
acting as a heat sink and absorbing the heat from the precursor necessitating a higher 
probe temperature. Although this has little effect on feature resolution, the effect that the 
substrate thermal conductivity can have on scan speed/probe temperature can be 
significant,
77
 so if there is a choice, it is generally more thermally efficient to choose a 
substrate with a low thermal conductivity. Unfortunately the need to use prepatterned 
substrates for transistor fabrication meant that the substrate choice was limited to 
substrates of 300 nm of SiO2 (the standard transistor dielectric layer I used) on doped 
silicon (acting as the substrate and gate electrode), but conveniently SiO2 has a 
comparatively low thermal conductivity in comparison to metals for example. 
 
2.9 AFM, CAFM and SThL Details 
The AFM system used for this research was the Agilent 5500 AFM System, using 
a closed loop scanner. The SThL system used for this research was the Anasys SThL 
system and Anasys SThL ThermaLever AN2-200 probes, which had an advertised 
maximum temperature of 350 °C, but it was found that certain probes (owing to 
differences within the batch production) could handle temperatures up to about 500 °C. 
These ThermaLever probes could be used in both heating and imaging modes, with 
CHAPTER 2: LITERATURE REVIEW AND UNDERLYING THEORY 
70 
capability of either contact or AC imaging modes (though in practice the probes were 
only ever used in contact imaging mode as it gave more reliable imaging performance). 
For CAFM imaging the standard AFM system was used in CAFM mode. The 
CAFM mode system was used in conjunction with Ti/Pt conductive probes manufactured 
by MikroMasch. The CAFM setup had a voltage bias range of -10 V to +10 V and had 
imaging current saturation levels of -10 nA and 10 nA. 
For AFM imaging the standard AFM system was used, most generally in AC 
mode. The probes used in this imaging were tapping mode silicon cantilevers produced 
by Nanosensors. 
For AFM image processing, after images were obtained using the PicoView 1.8 
software which came with the Agilent AFM system, they were analysed and prepared for 
inclusion within this thesis using the freely available Gwyddion 2.37 software. 
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CHAPTER 3 
NANOSTRUCTURED PENTACENE 
TRANSISTORS VIA SThL 
3.1 Abstract 
In this chapter the selective patterning of a precursor to pentacene (a small 
molecule p-type semiconductor) to form the semiconducting portion of transistor devices 
is explored. The pentacene precursor was selectively converted by application of the 
heated SThL probe, with the system capable of producing stand-alone pentacene 
nanoribbons with widths of ~73 nm. Control over the average crystal domain size of the 
converted pentacene was achieved through variation of the scan speed of the heated 
probe, with smaller crystals resulting from shorter heating durations (faster scan 
speeds). Finally large numbers of these ribbons were patterned between source and 
drain electrodes to form a semiconducting pentacene channel, and in this way the first 
functional devices were fabricated where the semiconductor was patterned using SThL. 
The mobility of these transistors was of the same order of magnitude as those produced 
by bulk heating the precursor, and the mobility could be adjusted by modifying the scan 
speed of the SThL probe. 
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3.2 Introduction 
Organic electronic based devices comprising of sub-micron elements are at the 
basis of future developments in the field of nanoelectronics, and enable advanced 
studies into the fundamental opto/electronic processes in organic materials at the 
nanoscale. Nanoscale organic based transistors in particular are significant, as 
transistors are integral to logic circuitry and processors, and driver circuitry for pixels in 
displays. Organic electronic materials offer many benefits which include solution-
processibility, flexibility and transparency. However, devices incorporating organic 
transistors are so far confined to large area applications such as display switches and 
drivers,
1,2,3
 radio frequency identification devices,
4,5,6
 and biological or chemical 
sensors
7,8,9,10,11
 owing to the lack sub-micron scale patterning techniques which are 
compatible with organic materials, as most high resolution patterning techniques require 
high temperatures and harsh conditions. 
The complexity and size of electronic devices incorporating transistors is linked to 
the dimensions of these transistors, and the fabrication of transistors with nanoscale 
dimensions would allow much more complex devices to be produced, and in the case of 
transistor sensor devices could allow a significant improvement in their performance and 
sensitivity
12
 and hence create new opportunities for future developments. When used in 
conjunction with suitable organic semiconducting/conducting solution processible 
precursors, SThL represents a nanopatterning technique with great potential. The 
nanoscale resolution and high controllability of SThL has been demonstrated in the 
direct writing of structures by the conversion and associated insolubilisation of polymers 
deposited from solution processible precursors such as PPV
13,14,15
 or by the direct 
thermal functionalisation of materials such as the reduction of graphene oxide
16
 (see 
section 2.6). However, none of these materials have been incorporated into device 
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structures. The fabrication of such a device would prove not only the electrical 
functionality of SThL patterned materials, but also that these patterned structures can be 
successfully incorporated into functional devices, validating SThL as a reliable 
nanopatterning technique - thus a main goal of this research became the fabrication of 
functional devices using SThL. For the solution-processible semiconducting precursor 
material we chose a precursor to pentacene. 
 
3.3 Pentacene Precursor 
Pentacene (C22H14)
17
 (see Figure 3.1) is an important organic small molecule p-
type semiconductor which is characterised by relatively large field-effect mobility typically 
in excess of 1cm
2 
V
-1
s
-1
.
18
 Pentacene, along with the vast majority of organic electronic 
materials, shows electrical instability when exposed to oxygen, which produces 
acceptor-like states within the band-gap leading to a shift in the threshold voltage. 
However, with effective encapsulation, pentacene shows excellent electrical stability 
during continued operation and hence great potential for use within functional devices.
19
 
 
Figure 3.1: Chemical structure of a pentacene molecule (C22H14). 
One of the attractive characteristics of many organic semiconductors is their 
solution processibility. Unfortunately however, pentacene is not soluble (in appreciable 
concentrations) in commonly used organic solvents at room temperature. There is 
however the option of using a soluble precursor to pentacene, which can be dissolved, 
solution deposited and subsequently thermally converted into functional pentacene. The 
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precursor to semiconducting pentacene used for this research was 13,6-N-
Sulfinylacetamidopentacene (C24H17NO2S)
20,21
 (purchased through Sigma-Aldrich and 
used in its un-purified form, see Figure 3.2) which could be dissolved in solution with 
any chlorinated solvent, in our case chloroform (CHCl3) was found to be the most stable 
allowing spin-cast samples to survive for several days outside the glovebox. The 
precursor converts to pentacene at temperatures of 120‒200 °C, with the loss of the N-
sulfinylacetamide moiety during the conversion process resulting in a mass loss of 
approximately 27%.
20
 
 
 
 
 
 
 
 
Figure 3.2: Chemical structures of the pentacene precursor 13,6-N-
Sulfinylacetamidopentacene and pentacene after thermal conversion.
20
 
 
On flat and inert substrates like SiO2, when deposited through evaporation in thin 
film form, the orientation of the pentacene molecules appears as in Figure 3.3: the 
molecules stand upright with their long axis nearly perpendicular to the substrate (Figure 
3.3(a)) and are arranged in a herringbone fashion (Figure 3.3(b)).
22
 This molecular 
arrangement dominates for thicknesses of up to 150 nm
22
 after which the arrangement 
+ CH
3
C-N=S=O 
=O 
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of pentacene molecular orientation changes to having the molecules lying flat (i.e. the 
molecules have their long axis parallel to the substrate surface). Since no analysis of the 
molecular orientation of the converted pentacene precursor has been undertaken, we 
can only assume that the orientation of the molecules in the converted pentacene from 
the precursor solution route have the same orientation as the pentacene molecules in 
evaporated pentacene. 
 
Figure 3.3: Diagrams of how pentacene molecules are arranged when deposited in thin 
film form on inert substrates such as SiO2. 
22
 (A) For the first 150 nm or so they are 
oriented with their long axis at 3° to the surface perpendicular, after which they lie flat 
with their long axis parallel to the substrate surface. (B) Plan view demonstrating that the 
pentacene molecules adopt a herringbone arrangement at a 76° angle. 
3.4 SThL Conversion of Pentacene Precursor 
The pentacene precursor was dissolved in chloroform at 30 mg/ml and 
spincoated onto Si
++
/SiO2 substrates at 23 °C to form a 20 nm (± 5 nm) thick film, and 
the precursor was imaged under AFM both before and after heating. As-spun precursor 
films were found to be amorphous and highly uniform (Figure 3.4(a)). Upon heating on a 
hot-plate for 1 min at 160 °C
20
 the precursor films converted into crystalline pentacene, 
(
A) 
(
B) 
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signified by the formation of large crystalline domains with dimensions in the range 1-3 
µm (Figure 3.4(b)). These large crystals were surrounded by smaller crystalline 
domains with diameters down to ~100 nm. 
 
Figure 3.4: (A-C) AFM topographical images of pentacene precursor before and after 
thermal conversion. (A) Pentacene precursor film spincoated from a chloroform solution. 
(B) Pentacene after conversion of the precursor on a hot-plate at 200 °C for 1 minute in 
air. (C) Pentacene after conversion by scanning of a 500 °C SThL probe at a speed of 3 
µm s
-1
. Reproduced from ref. 26 with permission from Wiley. 
Pentacene precursor films were spin-cast onto quartz substrates and assessed 
using UV-Vis spectroscopy, both before and after annealing at 160 °C for 20 minutes. 
Figure 3.5 displays the combined spectra of precursor and pentacene thin films for the 
UV-Vis spectrum range from 400-800 nm. The unconverted precursor shows a flat 
spectrum, in contrast to the converted precursor where several peaks are visible around 
500-700 nm, which match other observed pentacene spectra for the converted 
precursor.
20,23
 
Areas of the precursor film (20×20 μm) were then scanned with the heated SThL 
probe at 500 °C in contact mode (Figure 3.4(c)) in order to assess the crystallinity of the 
SThL converted pentacene in comparison to precursor converted by the hot-plate. The 
scanning regime used was identical to the typical scanning regime used to obtain AFM 
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images: scanning the probe in a zig-zag fashion of near-parallel trace and retrace lines. 
This regime was subsequently used in all SThL patterning of pentacene features with 
the exception of the single nanoribbons. The scanned areas exhibited a decrease in film 
thickness, consistent with the mass loss of ~27% in the conversion of the precursor 
conversion to pentacene. The average pentacene crystal size found within the scanned 
regions was generally much smaller with a much more uniform size distribution in 
comparison to the pentacene films which were converted through bulk-heating. This 
difference can be attributed to the very localised heating of the precursor afforded by the 
small surface area of the heated probe (diameter ~70-100 nm) which had the effect of 
confining the crystal growth to nanometre size domains roughly corresponding to the 
probe diameter. The heating duration of the precursor is also very short owing to probe 
speeds of several µm s
-1
 (resulting in heating durations in the 10
-3
 second range) in 
comparison to the much slower pentacene crystal growth resulting from uniform bulk 
heating on a hot-plate for 20 minutes (Figure 3.4(b)). 
  
 
 
 
 
 
 
Figure 3.5: The UV-Vis absorbance spectra of the pentacene precursor and converted 
pentacene, with the precursor displaying a featureless spectrum and the converted 
precursor exhibiting peaks which are indicative of the successful conversion of the 
precursor to pentacene.
20,23
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A direct consequence of varying SThL probe parameters was a modification of 
the growth dynamics and orientation of the pentacene nano-crystals. For a constant 
probe temperature of 500 °C and using a low contact force (resulting in a lower amount 
of heat energy transferred from the probe to the precursor film), randomly oriented 
crystalline domains were patterned whose dimensions varied with scan speed. Figure 
3.6(a-b) demonstrates the effect of modifying the SThL probe scan speed on the 
resulting crystal morphology whilst maintaining a fixed probe temperature (~500 °C) and 
contact force. Low speed scans of 2 µm s
-1
 and below result in the formation of 
pentacene crystals with a larger average width (Figure 3.6(a)) whilst increasing the scan 
speed to 16 µm s
-1
 or above resulted in smaller crystalline domains (Figure 3.6(b)). 
Figure 3.6(c-e) displaying the distribution of the average crystal size for three different 
scan speeds far more effectively demonstrates the substantial effect the scan speed has 
on the crystallinity of converted pentacene films. As the scan speed was increased 
further, the average crystal width decreased to approaching the width of the tip (70-100 
nm) with the faint appearance of crystal alignment. These observations were consistent 
with the minimum heating footprint governed by the width of the heated probe in our 
SThL system. Taking into account the average width of the SThL probe, the scan 
density of all patterned structures was set to approximately one scan line per 100 nm. 
Increasing the contact force applied between the probe and the precursor film resulted in 
deep furrows being ploughed into the surface of the precursor film. The width of each 
furrow corresponded to the estimated width of the probe (70-100 nm) and was found to 
be independent of SThL scan speed and measured film thickness. 
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Figure 3.6: AFM topography images of pentacene films after SThL conversion at probe 
speeds of 2 µm s
-1
 (A), and of 16 µm s
-1
 (B). (C-E) Crystalline domain size distribution 
for the SThL patterned pentacene crystals (with a probe temperature of 500 °C and 
using normal contact force) for differing scan speeds. (C) The largest crystalline domain 
sizes resulted from pentacene crystals grown at scan speeds of 2 µm s
-1
 which had an 
average size of 207 nm (roughly double the probe width) together with a large 
distribution of crystal sizes. (D) Pentacene crystals patterned at a scan speed of 8 µm s
-1 
demonstrated both a greater mean and standard deviation. (E) Crystalline domains 
patterned at 16 µm s
-1 
with a mean of about 100 nm (similar to the probe width) and a 
much lower standard deviation. Reproduced from ref. 26 with permission from Wiley. 
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With an increased contact force the formation of highly oriented pentacene 
crystals was observed within these furrows along the scan direction (Figure 3.7(a)). The 
crystals produced all had varying lengths (D) and the widths (W) were roughly confined 
to the width of the SThL probe furrows i.e. 70-100 nm (Figure 3.7(a-b)). Increasing the 
scan speed has the effect of decreasing the exposure time of the heated probe to the 
precursor, hence lowering the amount of heat transferred to the precursor. This was 
found to decrease the crystal length whilst still maintaining the same furrow width 
(Figure 3.7(c-d)).  
A further increase of the scan speed resulted in incomplete conversion of the 
precursor and only parallel lines of (what we can assume to be) partially converted 
precursor film with no defined crystalline domains were present. The developed feature 
depth, where conversion occurred, could be modified by controlling the scan speed for a 
certain film thickness. In Figure 3.7(g) we can see a cross-section of an AFM image 
which displays four parallel lines written at successively slower scan speeds revealing 
successively deeper furrows. This increase in furrow depth is attributed to an increased 
conversion of the precursor, resulting in an increase in the associated mass-loss (and 
hence decrease in film thickness), for slower scan speeds.  
These results illustrate the ability to control the conversion reaction and resulting 
pentacene crystallinity with a high degree of accuracy. The fact that the line width of 
thee furrows is 100 nm regardless of scan speed allows us to estimate that the contact 
width of the probe must also be of approximately the width of these furrows. 
Aside from producing straight lines (singularly or in block form), more complex 
designs were produced (see the CPE logo in Figure 3.8). This capability will allow the 
production of different intricate patterns in a range of materials, allowing us to pattern 
structures such as electrodes, to order. 
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Figure 3.7: (A) AFM topography image of parallel pentacene nanoribbon-like structures 
with widths of 70–100 nm using a heated probe of 500 °C and a scan speed of 8 µm s-1. 
(B) Crystalline domain size distribution obtained from the AFM image in (A) 
demonstrating a relatively large average domain size and standard deviation. (C-E) AFM 
topography images of domains drawn at successively higher speed (20 µm s
-1
 and 32 
µm s
-1
 respectively). (D-F) Crystalline domain size distributions for (C) and (E) 
respectively demonstrating a marginal decrease in the mean domain size and standard 
deviation for increasing speed (G) AFM cross-section of four parallel lines drawn onto 
the surface of the pentacene precursor film at four different SThL patterning speeds, 
where slower scan speeds resulted in successively deeper furrow (though all lines 
maintained the 100 nm width of the probe). Reproduced from ref. 26 with permission 
from Wiley. 
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Figure 3.8: A three dimensional representation of the CPE (Centre for Plastic 
Electronics) logo, drawn at a probe temperature of 170 °C and a high contact force, on 
the surface of a pentacene precursor film, with each hexagonal component 
approximately 1.3 µm in height. Reproduced from ref. 26 with permission from Wiley. 
 
3.5 Development of Standalone Pentacene 
Nanoribbons 
In order to assess the minimum feature size that could be produced by the SThL 
system, research was carried out to try and pattern stand-alone pentacene nanoribbon 
structures. To create such nanoribbon structures, scans were confined to separate 
single-pass lines. As was explored in chapter 2 section 2.8, the feature width depends 
on the amount of heat energy transferred from the probe (if the probe temperature is 
kept constant then the amount of heat energy is modified by changing the probe scan 
speed) and the precursor film thickness, with the limit of the feature width tending 
towards the width of the scanning probe. The thinnest precursor films that could reliably 
be deposited were approximately 20 ± 5 nm in thickness. 
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At scan speeds below 1 µm s
-1
 (using a fixed probe temperature of 500 °C) 
features with widths >1 μm were produced; increasing the scan speed to 25 µm s-1 had 
the effect of decreasing the feature width to ~70-100 nm. This minimum feature size of 
approximately 70 nm obtained from a 20 nm thick precursor film and 70-100 nm tip width 
indicates that the verticalised heat transfer model holds true. Beyond this speed limit, 
there was no further decrease in the nanoribbon width, however the ribbons become 
increasingly intermittent, gradually disappearing as the scan speed increases owing to 
the temperature at the substrate/precursor interface being below the insolubilisation 
temperature of the precursor, a phenomenon experienced by other researchers.
14 
Figure 3.9(a) shows an AFM image of a transistor structure (schematically 
depicted in Figure 3.9(b)) containing two pentacene nanoribbons written across a pair of 
gold source-drain electrodes. Dipping the substrate into a bath of methanol at room 
temperature dissolved and removed the unconverted pentacene precursor. Using this 
rather simple process, stand-alone pentacene nanoribbons were developed. Figure 
3.9(c) shows a representative AFM image for one such nanoribbon, Figure 3.9(d) 
displays the cross section of the same nanoribbon. Analysis of Figure 3.9(d) yields a 
nanoribbon thickness of 17 nm and width of ~73 nm, in excellent agreement with what 
would be expected for a precursor film thickness of 20-30 nm and a tip diameter of 70-
100 nm. This ability to create standalone pentacene nanostructures with well-defined 
crystallinity is an extremely useful property and could potentially allow the deposition and 
conversion of subsequent different precursor materials (including metals and dielectrics). 
This approach can allow for the formation, with excellent accuracy and simplicity, of 
nanostructured devices such as p-n junctions and potentially integrated opto/electronic 
circuits. Furthermore, the ability to create such quasi 1D structures and affect the growth 
of pentacene crystals in a highly controlled manner could be used to investigate the 
structure-property relationships with unprecedented control and accuracy.  
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Figure 3.9: (A) A three dimensional representation of the device structure in (B) 
containing pentacene nanoribbons-like structures drawn between gold electrodes. (B) 
AFM topography image of undeveloped pentacene nanoribbons drawn between gold 
electrodes demonstration a 100 nm furrow width. (C) AFM topography image of a 
pentacene stand-alone nanoribbon drawn at a speed of 25 µm s
-1
 after it development in 
methanol. (D) Cross-sectional image of the nanowire in (C) showing that the width of the 
nanowire is approximately 73 nm at full width and half maximum (FWHM). Reproduced 
from ref. 26 with permission from Wiley. 
The vast majority of studies into crystalline film growth to date have been 
confined to thin films, Malliaras et al., has reported extensively on factors that affect 
growth of vacuum-deposited pentacene films and the impact that growth variations have 
on their electronic properties.
24,25
 The unique correlation of pentacene crystal size and 
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heated tip scan parameters is a property of great interest and could be utilised for much 
more extensive fundamental studies as, to the best of our knowledge, there has been no 
investigation into hole transport across well-defined and nanostructured grain 
boundaries or across devices based on 1D pentacene nanoribbons.
27
 
 
3.6 Pentacene Nanoribbon-Based Transistors 
To demonstrate unambiguously the semiconducting nature of these on-demand 
patterned 1-dimensional (1D) nanoribbon-like pentacene nanostructures, field-effect 
transistors were fabricated composed of varying numbers of pentacene nanoribbons. 
The pentacene plays the role of the semiconductor, patterned between the source and 
drain electrodes (Figure 3.11(a)) by SThL. Hole-injecting gold source-drain (S-D) 
electrodes (100 nm thick) were patterned onto SiO2 (200 nm thick) dielectric grown onto 
doped silicon (Si
++
) wafer acting as the common gate electrode. The precursor was spin-
cast from a chloroform solution (30 mg/ml) to form amorphous films 20 (±5) nm thick at 
3000 rpm for 1 minute, with the solution and spincoated precursor films usefully 
remaining viable for 2-3 days in ambient conditions. 
As mentioned in the transistor theory section (section 2.3), the output current is 
proportional to the channel dimensions of the transistor: the channel length (L) and the 
channel width (W). The use of SThL to convert the precursor to pentacene allowed 
tuning of the channel width by selecting the number of converted nanoribbon structures. 
The channel length was fixed as the distance between parallel gold electrodes – this 
limited us to channel lengths of approximately 2-3 µm. It was found that the ratio of 
converted pentacene channel width to channel length (W:L) for which transistor output 
current (ID) was above the level of detectability (~10
-11
 A) was 1:1. Therefore, a large 
number of nanoribbons (>20 nanoribbons of ~100 nm width for a channel length of 2 
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µm) were combined to obtain a detectable ID signal and hence test transistor 
functionality. 
 
Figure 3.10: Schematic demonstrating the fabrication of pentacene semiconducting 
transistor channels by scanning the SThL probe in near-parallel lines (as occurs in 
normal AFM trace-retrace imaging mode) between the gold source and drain electrodes 
in order to produce pentacene nanoribbons. 
Chemical conversion to pentacene was performed through multiple scans of the 
heated probe (scanning in the usual AFM manner of a zig-zag of near-parallel lines with 
the probe temperature maintained around 500 °C) between electrodes separated by a 
fixed distance (i.e. the channel length), with a slight overlap of the electrodes to ensure 
electrical contact between electrodes and pentacene, see Figure 3.10. This 
methodology was used to produce block-shaped channels comprising of a large number 
of individual semiconducting nanoribbons by scanning either in parallel or perpendicular 
to the edges of the Au S-D electrodes. The entire process was performed in ambient 
conditions. 
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Figure 3.11: (A) A three dimensional representation of the pentacene block transistor 
structure. (B) Optical microscope images of three different pentacene structures drawn 
between gold electrodes. (C) AFM image of densely packed parallel pentacene 
nanoribbons. (D) AFM image of the pentacene in a functioning transistor produced at 20 
µm s
-1
 together with the cross-section displaying the pentacene lines of width of 
approximately 100 nm with non-conductive voids between each line. (E) Optical 
microscope images of nanowires with widths of 500 nm patterned between two 
pentacene pads, with the same image observed through a polariser in (F) demonstrating 
the birefringence of the crystalline pentacene. Reproduced from ref. 26 with permission 
from Wiley. 
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Figure 3.11(a) shows a three dimensional schematic for the fabrication of SThL 
transistors. Figure 3.11(b) shows optical microscope images of pentacene blocks and 
single ribbons drawn between gold source and drain electrodes, with an AFM 
topography image of a pentacene block transistor channel (Figure 3.11(c)) 
demonstrating that they are composed of large numbers of parallel nanoribbons. On 
comparing the patterning scanning schematic in Figure 3.10 and the produced parallel 
lines of pentacene in Figure 3.11(d), one can see that the heated SThL probe only 
produced patterned pentacene nanoribbon on the trace scans. This is because the width 
of the probe (approximately 100 nm) corresponds almost exactly to the trace scanning 
line density of 100 nm which we selected, and therefore the retrace scan line only scans 
over already converted precursor. An enlarged AFM topography image of a transistor 
channel along with a cross-section through the nanoribbons in Figure 3.11(d) reveals 
that the closely packed nanoribbons are separated by narrow air gaps 5-15 nm wide. In 
Figures 3.11(e) one can see an optical microscope image of a pentacene block and 
nanoribbon structure drawn between two gold electrodes, as well as the same device in 
Figures 3.11(f) showing birefringence caused by the crystalline nature of the SThL 
converted pentacene. 
Transfer characteristics for pentacene transistors fabricated by SThL in air are 
displayed in Figures 3.12(a-b). The channel length of these devices was 10 μm while 
the width was 20 μm, and was composed of approximately 200 parallel 70-100 nm wide 
pentacene nanoribbons. Importantly, the transistor performance was found to be very 
consistent, with all devices exhibiting hole mobilities in the range of 10
-6−10-4 cm2 V-1s-1. 
Control experiments conducted using conventional large-area transistors where the 
pentacene precursor was annealed in bulk using a hot-plate at 160 °C in air gave very 
similar mobility values of the same orders of magnitude.  
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Figure 3.12: (A-B) Transfer characteristics of a pentacene transistor produced through 
scanning thermal lithography with a channel length of 2.5 µm and width of 7.5 µm. 
Figure (A) displays a TFT fabricated at 32 µm s
-1
, exhibiting a lower drain current and 
mobility than the TFT displayed in (B) fabricated at 16 µm s
-1
. For each transfer curve 
the applied drain voltage is displayed in the figure legend. (C) Graph displaying the 
relationship between hole mobility and thermal tip scan speed for transistors produced 
through scanning thermal lithography, with the associated error being the standard error 
on the mean. Optimal mobility is achieved at speeds between 12-20 µm s
-1
. Reproduced 
from ref. 26 with permission from Wiley. 
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The relatively low mobility for both SThL and hot-plate produced transistors, when 
compared to reported values for the same precursor,
20,21
 is principally due to the 
conversion of the precursor in air (limited by our current facilities), as opposed to the 
recommended nitrogen atmosphere, as well as the unpurified and therefore potentially 
low quality nature of the precursor. The similarity in mobilities of transistors fabricated by 
these two very different methods (SThL as compared to bulk heating on a hot-plate) is a 
key result as it highlights the capability of the scanning thermal lithography to produce 
the same degree of precursor conversion to that of conventional hot-plate annealing, but 
able to deliver these heating effects at the nanoscale with an extraordinary degree of 
control. 
The ability to accurately manipulate the structural and electronic properties of the 
pentacene nanoribbons and hence the resulting devices, is demonstrated on comparing 
the two transfer curves. In Figure 3.12(a) the pentacene channel was converted at 32 
µm s
-1
 and resulted in an average mobility of 9.9 x 10
-6
 cm
2 
V
-1
s
-1
, which is in contrast to 
the higher measured drain current and average mobility value of 5.16 x 10
-5
 cm
2 
V
-1
s
-1
 
obtained from the transistors with the pentacene channel converted at 16 µm s
-1
 in 
Figure 3.12(b). Transistors produced at both speeds were converted with the probe 
heated to a temperature of 500 °C. From the performance parameters of the fabricated 
transistors, we can infer that the temperature experienced by the precursor with the 
probe travelling at 16 µm s
-1
 was closer to the optimal precursor conversion temperature 
window of 150-160 °C than when the probe was travelling at 32 µm s
-1
. 
The relationship between the field-effect mobility of holes and the SThL probe 
scan speed is more clearly illustrated in Figure 3.12(c), where the mobility is plotted as 
a function of probe scan speed and the average value and associated standard error 
resulting calculated from mobility values for four sets of transistors (L = 10 μm), for each 
scan speed, two with W = 20 µm and two with W = 40 µm. For probe speeds below 8 
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µm s
-1
, the field-effect mobility declines and approaches zero due to the very high probe 
temperature (500 °C), at which the material either decomposes or sublimes. Similarly at 
scanning speeds >32 µm s
-1
, no measured mobility is observed, but here attributed to 
incomplete precursor conversion into crystalline pentacene. For optimal scanning 
speeds of 12-20 µm s
-1
, well-defined pentacene nanoribbons exhibiting optimal transistor 
mobility are observed, as the temperature experienced by the precursor is close to the 
required precursor conversion temperature. Rather significantly, transistors based on 
nanoribbons formed by scanning the thermal probe parallel to the edges of the metal S-
D electrodes did not show any electronic activity (as was demonstrated by the air gap 
between adjacent nanoribbons in Figure 3.11(d)), which confirms the stand-alone 
nature and conductive pathway facilitated along the direction of the nanoribbon.  
On returning to the comparison of the size of pentacene crystals produced by 
SThL with those produced by hot-plate heating, the average size of the pentacene 
crystals was substantially larger for the films that were annealed in bulk on the hot-plate; 
with the bulk annealed films comprising larger crystals interspersed among far smaller 
crystalline domains of 100-300 nm in size. In contrast, the SThL patterned crystals are 
much more uniform with sizes of 100-200 nm (see Figures 3.4(a-c)). As has been 
observed in other crystalline semiconductor systems, including small molecule organic 
semiconductors,
28
 a decrease in crystalline domain size results in a decrease in charge 
carrier mobility. This decrease in mobility is attributed charge trapping at grain 
boundaries, and an increase in domain size would result in a decrease of the effective 
grain boundary area and a reduction in charge trapping. Rationalising our charge carrier 
mobility and crystal domain size data with this theory, it can be argued that hole 
transport in devices created both by SThL or bulk hot-plate heating appears to be limited 
by the size of the smallest pentacene crystals. The very similar size of the smallest 
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crystalline domains may have resulted in both hot-plate annealing and scanning thermal 
lithography yielding pentacene transistors with comparable hole mobilities. 
 
3.7 Summary and Conclusions 
 In this chapter standalone pentacene structures with resolutions of below 100 nm 
(resolution being limited by the width of the probe) were fabricated. Very importantly, the 
first inclusion of SThL produced semiconducting nanostructures into a functional 
electronic device has been demonstrated. Previously SThL has only been used to 
produce isolated non-functional structures. The parity of the performance of these 
pentacene nanoribbon based transistors in comparison to transistors produced by bulk-
heating of the precursor on a hot-plate clearly demonstrates the suitability of SThL for 
on-demand writing of nanostructured organic devices and there has only been one 
instance of the inclusion of SThL patterned material structures into functional transistors 
since.
29
 The ease with which these devices were produced using commercially available 
AFM and SThL systems and a common organic small molecule precursor, coupled with 
the precision and tuneability to which the device structures could be tailored, provide 
researchers with the potential to produce functional nanostructured organic devices with 
high speed and unprecedented simplicity. Moreover, control over both the crystalline 
properties and the resultant mobility of the patterned transistors can be exercised. 
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3.8 Experimental Methods 
Materials and film preparation: 13,6-N-Sulfinylacetamidopentacene was obtained 
from Sigma-Aldrich and used as received. Chloroform and chlorobenzene were the two 
main solvents used in this study. Precursor solutions based on chlorobenzene were 
found to be stable when used under nitrogen ambient but degraded upon contact with 
air after several hours. Chloroform solution on the other hand was found to produce 
precursor films that remained stable for several days even when stored in air. All 
precursor films studied here were processed by spin casting a freshly prepared 20 
mg/ml chloroform solution at 1500 rpm under nitrogen. Freshly prepared samples were 
then transferred to the AFM Agilent 5500 system integrated with an Anasys Instruments 
NanoTA thermal AFM tip system for performing the scanning thermal lithography. 
Although it is not recommended to thermally convert the precursor outside of a fume 
hood, it was decided that the very small amounts of conversion occurring during SThL 
(and hence the very small amounts of hazardous waste product) would present a 
negligible risk if the conversion took place with the SThL setup outside of a fume hood. 
Conventional thermal annealing was performed in air using a standard IKA hot-plate in a 
fume hood. 
UV-Vis Analysis: UV-Vis analysis was performed using a Shimadzu UV-2600 UV-
Vis Spectrophotometer. Absorbance spectra were taken within a wavelength range of 
300 – 1000 nm. Pentacene and pentacene precursor films were analysed in thin film 
form after being spincoated onto quartz substrates, with bare quartz substrates being 
used as reference samples. 
Transistor fabrication: Bottom-gate, bottom contact transistors structures were 
fabricated using heavily doped p-type Si wafers acting as a common gate electrode and 
a 200 nm thermally grown SiO2 layer as the dielectric. Using conventional 
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photolithography, gold source-drain (S-D) electrodes were defined with channel lengths 
and widths in the range 1-40 µm and 1-20 mm, respectively. A 10 nm layer of titanium 
was used as an adhesion layer for the gold on SiO2. The finished electrodes were 100 
nm thick. The SiO2 surface was passivated with hexamethyldisilazane (HMDS) 
purchased from Sigma-Aldrich. The latter is often used to modify the SiO2 surface and 
contact angle to improve organic transistor characteristics. The HMDS was vapour 
deposited by placing the transistor substrates onto a hot-plate next to a dish of HMDS 
solution, with both the substrates and dish under a cover. Heating the hot-plate to 70 °C 
for 30 minutes would produce HMDS vapour which would then condense onto the 
substrates. The chloroform precursor solution was finally spin coated onto 1.5 cm × 1.5 
cm size substrates containing few hundreds of prepatterned S-D electrode pairs at 1500 
rpm. The resulting precursor film thickness was ~20 nm. Scanning thermal lithography 
was then performed in air through multiple scans of the heated tip between the S-D 
electrodes. Scanning was performed either in parallel or perpendicular to the gold 
electrodes but functioning transistors were achieved only in the case where the scanning 
thermal lithography was performed in a direction perpendicular to the electrodes. 
Removal of the unconverted precursor was achieved by rinsing the substrate in 
methanol for approximately 15 seconds. 
Transistor characterisation: The transistor current-voltage characteristics were 
obtained in a micro-probe station with a high-precision Keithley 4200 semiconductor 
parameter analyser. All measurements were obtained in ambient air. The relative air 
humidity during testing was in the range 40-60%. Charge carrier mobility was calculated 
using the standard gradual channel approximation model (see chapter 2). 
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CHAPTER 4 
HIGH PATTERNING SPEED SThL THROUGH 
SIMULTANEOUS SUBSTRATE HEATING 
4.1 Abstract 
This chapter details the implementation of a substrate heater, which heats the 
substrate and precursor layer to increase the speed of SThL patterning. The basic idea 
of this approach is that the substrate heater supplies enough heat to maintain the 
precursor temperature above room temperature but always below its conversion 
temperature. The SThL probe then only has to supply a small amount of excess heat 
locally in order to bring the precursor above its conversion temperature, and initiate the 
semiconductor formation. For a probe of fixed temperature, this would allow a much 
shorter heating duration to supply sufficient heat energy to convert the precursor, and 
thus allow a faster scan speed and hence greater patterning areal throughput. After 
confirming the feasibility of this concept with finite element simulations, a miniature 
substrate heater was developed and used to pattern pentacene transistor channels (see 
chapter 4). Using the simple idea of additional substrate heating, the maximum 
patterning speed at which functional transistors could be realised was increased 19-fold. 
Since the proposed method does not rely on modification of the SThL probe, but only on 
direct heating of the sample, it can in principle be used to further increase the efficiency 
of any SThL system with minimum complexity. 
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4.2 Introduction 
A severely limiting factor to the efficiency and areal conversion throughput of any 
SThL system is the maximum scanning speed imposed by the need to transfer enough 
heat to convert precursor materials. If the speed is too high, the amount of heat energy 
transferred is not enough to raise the precursor temperature above conversion 
temperature. This drawback of the SThL method has been at least partially overcome by 
the implementation of ultra-high-temperature probes,
1,2,3
 the use of Wollaston wire 
probes (heatable to over 1000 °C),4 and by the parallelising of large numbers of heatable 
probes.
5,6
 Although success has been demonstrated with these approaches, they are 
very costly and complex to implement. Thus, simpler and less costly methods are more 
likely to be widely implemented which will enable all researchers and industrial interests 
to fully exploit the potential of SThL. It was therefore decided to assess the conversion 
efficiency when applying additional heat bias during the SThL process, in an approach 
first suggested by Basu et al.
7
 In this way, a large part of the necessary heat energy to 
raise the precursor above conversion temperature is already supplied during substrate 
heating, and less heat energy needs to be supplied from the heated SThL probe, which 
would mean that the probe could scan at higher speeds for a given probe temperature. 
 
4.3 Finite Element Simulations 
Finite element simulations were undertaken using identical software and a very 
similar model to that used previously in section 2.8 in order to simulate the effects of 
changing the substrate and precursor temperature via a heat bias in addition to the 
contact with a heated probe of fixed temperature. Once again, the model resembled part 
of the intended final device structure of a transistor dielectric comprising a 300 nm thick 
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SiO2 layer, considered here as the “substrate”, along with a 20 nm thick layer of the 
pentacene precursor.
8
 The transistor electrodes and actual Si
++
 substrate were omitted 
from these simulations. A schematic of the model setup used in the simulations is shown 
in Figure 4.1(a). The primary goal of these simulations was to identify the maximum 
speed at which the probe is moved over the precursor surface and still delivers enough 
thermal energy to convert the insulating precursor film to semiconducting pentacene all 
the way to the precursor/substrate interface. 
 
 
Figure 4.1: (A) The two-dimensional model used for the finite element simulations. The 
model comprises of a 20 nm thick precursor film on top of a SiO2 substrate of 300 nm 
thickness. To simulate ambient conditions (room temperature), the bottom and sides of 
the SiO2 substrate are connected to a heat source of 20 °C. Contact with the SThL 
probe is simulated by a heat source at 500 °C. (B) Chemical structures of the two 
materials used to simulate pentacene precursor and converted pentacene respectively: 
PMMA and pentacene. Reproduced from ref. 12 with permission from The Royal Society 
of Chemistry. 
The mobility of the converted pentacene precursor devices depends on the extent 
of conversion of the precursor: if the speed of the heated probe is too slow, the 
(B) 
(A) 
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precursor material sublimes, if the speed is too fast, the depth of the converted precursor 
is diminished, see chapter 2 section 2.8. According to Tolk et al.
9
, the substrate 
drawing away heat from the precursor immediately adjacent to the dielectric interface 
results in a zone of unconverted precursor at the substrate-precursor interface. To 
decrease the adverse effects of any remnant precursor on charge transport (such as 
charge trapping within the remnant precursor), optimal charge transport would be 
achieved by converting pentacene as close to the interface between the precursor and 
substrate as possible. The degree to which the precursor converts to semiconducting 
pentacene can then be experimentally assessed by measuring the hole mobility in the 
resulting SThL patterned transistors. For devices based on unconverted precursor films, 
no transistor function is expected due to the highly insulating nature of the precursor 
films. Importantly, at very low scanning speeds sublimation of the precursor material 
would be expected and thus no functional transistors would be achieved. At very high 
scanning speeds, the depth of the converted precursor is expected to diminish and lead 
to non-functioning transistors. Based on these considerations, optimal hole mobility is 
expected in transistors in which the precursor conversion zone extends from the nano-
ribbon surface to as close to the SiO2 dielectric surface as possible. 
The properties of the pentacene precursor material in the simulations were once 
again approximated using parameters from two materials that seemed to best represent 
the extremes of the conversion process.  To simulate the initial amorphous phase of the 
precursor material
4
 properties of poly(methyl methacrylate) (PMMA, Figure 4.1(b)) were 
used, whilst at the other end of the spectrum crystalline pentacene (Figure 4.1(b)) 
properties were used.  
To simulate the effects that simultaneously heating the substrate with SThL would 
have on the SThL probe scan speed, the SiO2 and precursor temperatures were initially 
set to the desired substrate temperature and, assuming a fixed probe temperature of 
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500 ℃, the probe speed required to bring the temperature of the precursor film at the 
SiO2 interface up to the target temperatures of 120 ℃, 140 ℃⁡and 160 ℃ was identified 
as the maximum scan speed. Owing to the relatively low conversion temperature of the 
pentacene precursor (between 120-160 ℃, although ideally closer to 160 ℃ for improved 
semiconducting performance of the converted pentacene), the starting temperature for 
the SiO2 sample during the simulations was set to 90 ℃ - safely below the precursor 
conversion temperature in order to avoid any unwanted conversion of the precursor that 
was not directly caused by SThL probe heating - and the maximum scan speed was 
then evaluated for three target conversion temperatures: 120 ℃, 140 ℃ and 160 ℃. 
To benchmark the simulations, calculations were first performed for the precursor 
and SiO2 substrate at room temperature (20 ℃). Two heated probe widths of 20 nm and 
100 nm were used to analyse the effect of the contact area on the maximum scan speed 
of the SThL probe. The calculated results for PMMA and pentacene at room temperature 
for both probe widths are summarised in Table 4.1, where it can be seen that the 
maximum speed found for PMMA parameters is approximately 10 times lower than 
those found for pentacene, which is entirely expected from their differing thermal 
properties. 
To examine the effect of pre-heating the substrate and precursor films, the 
maximum speed at which the three target temperatures could be achieved, for both 
material types, were calculated for varying substrate temperatures. Figure 4.2(a) shows 
the resulting scanning speed against substrate temperature (limited to a maximum of 90 
°C) for a probe diameter of 20 nm for the three desired target temperatures. All scan 
speeds are shown normalised to those at 20 °C (cf. Table 4.1) by dividing the maximum 
scan speed at all the different temperatures by the maximum scan speed at 20 °C. The 
resulting three distinct curve-types reflect the three target temperatures. 
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Writing speed (μm s-1) 
Target Conversion 
Temperature (°C) 
Pentacene 
(Ø 20 nm) 
PMMA 
(Ø 20 nm) 
Pentacene 
(Ø 100 nm) 
PMMA 
(Ø 100 nm) 
120 5.39 0.44 12.70 1.14 
140 2.81 0.24 10.51 0.84 
160 1.73 0.15 7.24 0.57 
Table 4.1: The benchmark results for the maximum SThL probe scan speed at which 
the three target temperatures (120 °C, 140 °C, 160 °C) are reached at the interface 
between the precursor and the SiO2 substrate with the substrate maintained at room 
temperature. The table displays values for both material types (pentacene and PMMA) 
and for differing probe contact diameters (20 nm and 100 nm). Reproduced from ref. 12 
with permission from The Royal Society of Chemistry. 
These three curve-types provide the upper and lower bounds of the increase in 
scan speed, based on the PMMA and pentacene parameters, respectively.  In the case 
of all three target temperatures, the calculated maximum scan speed increases upon 
simultaneously heating the SiO2 substrate (with the SThL probe held at 500 °C).  The 
scanning speed increase is markedly elevated for the higher target temperatures, with 
an increase in maximum scan speed exceeding 400 % for target temperatures between 
140-160 °C.  
On increasing the contact width of the SThL probe to 100 nm (far greater than the 
20 nm precursor film thickness, see Figure 4.2(b)), there is an increase in the amount of 
heat energy transferred from the SThL probe - each unit area of the precursor that 
comes into contact with the probe now receives an exposure duration to the probe that 
is five times longer during a single scan pass (bearing in mind the fact that the probe will 
also be 5 times wider). This effect is the prime reason why one observes a higher 
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maximum scanning speed for all three target temperatures (cf. Table 4.1). The 
increases found for the scanning speed with the hot-plate substrate heater compared to 
the 20 °C benchmark values are lower, e.g. in the case of PMMA for a 90 °C substrate 
temperature and target temperature of 160 °C only a 230 % increase is found 
(compared to 600 % in Figure 4.2(a)).   
  
Figure 4.2: The increase in maximum scan speed (normalised against the maximum 
scan speeds at room temperature) for pentacene and PMMA for three desired target 
temperatures (120 °C, 140 °C and 160 °C) when the substrate was heated at 
temperatures of up to 90 °C for (A) 20 nm probe contact width (B) 100 nm probe contact 
width. Reproduced from ref. 12 with permission from The Royal Society of Chemistry. 
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Generally, it can be expected that as we decrease the width of the probe, a larger 
proportional increase in the scanning speed for a given substrate temperature is 
expected. Thus for smaller probe widths, the effects on maximum scan speed of 
substrate heating whilst applying the SThL probe are much more profound for smaller 
probe widths due to the smaller amount of heat energy transferred by the scanning 
probe during a single scan pass. Because SThL aims to get the best resolution, and 
thus smallest features, the accompanying need for smaller probe widths greatly 
emphasises the benefits for using simultaneous substrate heating with SThL. 
Further insights into the advantages of simultaneous application of substrate 
heating are obtained when comparing two situations operating at the same scanning 
speeds. For example, taking the case of a probe with 20 nm diameter and a 120 ℃ 
target temperature, the maximum speed possible when heating the substrate to 90 ℃ at 
a constant probe temperature of 500 ℃ would only be achieved if the sample is at room 
temperature (20 °C) with a probe temperature of ~1400 ℃. With practical considerations 
in mind this is very beneficial as negates the need for the development and 
implementation of expensive, custom-built SThL probes capable of these high 
temperatures.  
On varying the substrate temperature through the use of a substrate heater for 
different film thicknesses (see Figure 4.3(a)) we see that there is a similar relationship 
between the magnitude of the speed increase and the substrate temperature for 
different film thickness as the relationship demonstrated in the previous Figure 4.2(a) of 
substrate temperature versus scan speed for varying target temperatures. For a given 
film thickness (see Figure 4.2(b)), there is a plateau effect whereby the increase in the 
magnitude of the scan speed tends towards a maximum for increasing substrate 
temperature (such as can be seen in Figure 4.2(a)), and this plateau occurs at higher 
speed and substrate temperatures with increasing substrate thickness. Thus, the 
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theoretical proportional increase in speed is greater for thicker films (note that the 
plateauing of the curves for the 40 nm and 80 nm films are not shown in this figure as 
they appear far beyond 90 °C, the limit was imposed on the simulations to reflect the 
maximum temperature the substrate heater could sustain). This highlights the fact that 
the benefit of substrate heating at lower substrate temperatures are more profound for 
thinner films, and to increase the speed (normalised in this case to the room temperature 
speed limit for each film thickness) for thicker films, substrates need to be heated to far 
higher temperatures. 
  
 
 
 
 
 
 
 
 
Figure 4.3: (A) The scan speed increase as a function of film thickness for all substrate 
temperatures, here using a 20 nm probe contact width. The speed has been normalised 
against the scan speed at room temperature (20 °C) for each film thickness. (B) The 
relationship between substrate temperature and speed increase for different film 
thicknesses (20, 40 and 80 nm) using a 20 nm width probe. 
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If one instead modifies the film thickness between 20 nm and 80 nm (Figure 
4.3(b)), the maximum scan speed increased inversely with film thickness for all material 
types and substrate temperatures (20 °C or room temperature, 50 °C, and 90 °C). For all 
film thicknesses the maximum scan speed also increased with substrate temperature, 
demonstrating that even with thicker films in excess of the scanning probe width, the 
scan speed can still be increased with the substrate heater. 
 
4.4 Transistor Fabrication on Heated Substrates 
The finite element simulations in the last section suggested that preheating the 
substrate and pentacene precursor film to a temperature far in excess of room 
temperature (but safely below the precursor conversion temperature) in order to provide 
the vast majority of the heat energy necessary for conversion, would require a far lower 
amount of heat energy to be transferred from the probe to initiate conversion of the 
precursor and hence would allow a faster scan speed (for a fixed probe temperature). To 
safely confirm that no precursor conversion occurred below the quoted lower bound 
conversion temperature of 120 °C,
10
 a quartz substrate containing a thin film of 
spincoated precursor was bulk heated without application of an SThL probe for 20 
minutes at 10 °C intervals within a temperature range of 80–150 °C. After heating the 
sample for 20 minutes at each temperature, it was allowed to cool and an absorbance 
spectrum was obtained in the 200‒800 nm wavelength range using a UV-Vis 
spectrometer (see Figure 4.4). In the temperature range of 80–110 °C, one can observe 
the flat spectrum associated with the presence of the precursor material, verifying the 
absence of any pentacene. Only at temperatures of 120 °C and above could one see the 
peaks characteristic of pentacene and indicative of the conversion of the precursor, as 
identified by other research groups.
10,11
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As the heating temperature is increased, the height of the pentacene peaks also 
rises, indicating that the proportion of the precursor that converts to pentacene has also 
risen. This increase is as expected according to previous research, which gives an 
optimal conversion temperature of approximately 150-160 °C.
10,11
 Thus, although 120 °C 
is the minimal conversion temperature, for ideal conversion the temperature experienced 
by the material at the substrate interface should be increased to approximate the 
optimum temperature of 150-160 °C. This is best achieved by increasing the 
temperature of the SThL probe or lowering the probe scan speed rather than by raising 
the temperature of the heated stage. The absorbance graph places an upper limit of 
approximately 110 °C on the substrate heater before undesired large scale conversion 
occurs. 
 
Figure 4.4: Graph of absorbance versus wavelength for the precursor heated to 
temperatures between 100 °C and 150 °C, demonstrating the appearance of pentacene 
peaks above 120 °C, and the height of peaks increasing with increasing temperature. 
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To practically test the concept of substrate heating simultaneously with SThL, a 
sample heater was implemented. The heater unit used in these studies was the Agilent 
Sample Heater specifically designed for use with our AFM system (with control over the 
temperature within an error margin of ± 2 °C) with a LakeShore 332 temperature 
controller as a power source. I proceeded to test the validity of the predictions 
highlighted in the simulations by using the thermally convertible pentacene precursor to 
form nanostructured transistors in the same manner as previously described in chapter 
3. The functionality of these transistors would verify the complete conversion of the 
precursor into electrically functional pentacene, and would also allow me to assess the 
degree of conversion by subtle variation in the measured mobility of the transistors. 
Using the substrate heater, the precursor films were heated at 85 ℃. The SThL probe, 
maintained at 500 ℃, was then brought into contact with the precursor film at normal 
contact force and scanned at different speeds in parallel lines between the source-drain 
electrodes set in a perpendicular direction to the electrode interface. If molecular 
conversion had taken place for a given scanning speed (channel length 10 µm and width 
40 µm), this would be confirmed by the functionality of a transistor, as it would be 
dependent on the correct conversion to create a pentacene channel composed of 
approximately 400 parallel pentacene nanoribbon-like structures.
8
 After SThL induced 
conversion of the precursor, the patterned pentacene nanostructures become insoluble 
which allows us to remove the unconverted pentacene precursor by rinsing with 
methanol. In Figure 4.5(a) one can see an AFM image of fabricated transistors where 
the semiconducting channel comprises of a large number of pentacene nanoribbon-like 
structures drawn between the two gold electrodes, with Figure 4.5(b) showing an image 
of the semiconducting pentacene nanoribbons at higher magnification. Measurement of 
the current flow between the source and drain electrodes (the drain current) as a 
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function of the gate field allowed us to investigate the semiconducting properties of the 
converted pentacene.  
 
Figure 4.5: (A) AFM topography image of an SThL converted semiconducting transistor 
channel drawn between two gold electrodes 10 µm apart, with a higher magnification 
AFM topography image in (B). The image in (B) reveals that the SThL converted 
pentacene takes the form of nanoribbon-like structures whose widths are comparable to 
the estimated diameter of the SThL probe (~ 100 nm). Reproduced from ref. 12 with 
permission from The Royal Society of Chemistry. 
When the substrates were maintained at room temperature, functioning 
transistors which were patterned a scan speed of 32 µm s
-1
 (previously shown in 
chapter 3 to be verging on the maximum scan speed at which we obtained functioning 
TFTs at room temperature) exhibited an average hole mobility around 3×10-5 cm2/Vs 
(Figure 4.6(a)). If this scan speed of 32 µm s
-1 
were maintained but the substrate was 
simultaneously heated to 85 ℃, the transistors exhibited hole mobilities of over 1×10-3 
cm
2
/Vs (see Figure 4.6(b)) - approximately two orders of magnitude higher than devices 
produced with the substrate maintained at room temperature (Figure 4.6(a)). 
(A) (B) 
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This dramatic improvement in mobility is credited to the temperature experienced 
by the precursor film greatly increasing, which in turn leads to improved precursor 
conversion at the critical interface between the dielectric and the semiconductor.  
 
Figure 4.6: Transistor transfer characteristics measured for different scan speeds and 
substrate temperatures, where the channel lengths and widths for all transistors were 10 
µm and 40 µm respectively: (A) Scanning speed of 32 µm s
-1 
with a substrate maintained 
at 20 ℃ (room temperature). (B) Transfer characteristics of a pentacene transistor 
fabricated with a scan speed of 32 mm s 
-1
 and with the substrate temperature 
maintained at 85 ℃. (C) Scan speed of 616 µm s-1 and a substrate temperature of 85 ℃. 
(D) Plot of transistor mobility versus SThL scan speed. Reproduced from ref. 12 with 
permission from The Royal Society of Chemistry. 
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According to simulations and practical results by Tolk et al.
9
 the substrate acts as 
a sort of heat sink, pulling heat energy away from the precursor conversion reaction at 
the interface between the two materials, which results in a remaining layer of 
unconverted precursor adjacent at this interface. In the context of a transistor, a 
consequence of the presence of this unconverted precursor layer is an effective 
increase in the thickness of the dielectric layer, which may also be populated by charge 
traps. These two factors would lead to a decrease in transistor mobility. It follows that 
increasing the substrate temperature helps to reduce the temperature difference 
between the probe-heated area of the precursor film and the substrate (i.e. SiO2 in this 
case). Thus the resulting smaller temperature difference can be expected to reduce the 
thickness of the unconverted precursor layer at the polymer/substrate interface
9
 and 
provide the observed increase in mobility compared to transistors fabricated by SThL 
with the substrate maintained at room-temperature. 
When increasing the scan speed but keeping the substrate heater and probe 
temperatures constant it was observed that at speeds in excess of the optimal 
conversion scan speed (producing the optimal precursor conversion temperature), the 
mobility decreases with increasing scan speed (Figure 4.6(d)). The magnitude of the 
speed increase achieved through simultaneous substrate heating was assessed by 
measuring the speed at which the mobility produced at 32 µm s
-1
 using a substrate 
heating temperature of 85 °C (1×10
-3
 cm
2
/Vs) decreases to the mobility produced at 32 
µm s
-1
 at room temperature (3×10
-5
 cm
2
/Vs) to. Owing to the discrete speed settings of 
our AFM system which get farther apart with higher speeds, the maximum speed setting 
at which successful transistors were patterned was 620 µm s
-1
, with no observed 
transistor functionality from transistors patterned at the next speed setting of 1240 µm s
-
1
. One can imagine that this upper limit of scan speed is mostly due to the presence of 
the bulky gold source and drain electrodes which may cause the SThL probe to skip off 
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the surface at these high speeds resulting in inconsistent precursor contact and 
conversion. Even at the impressive patterning speed of 620 µm s
-1
, however, the hole 
mobility from the transistors patterned whilst heating the substrate at 85 °C had not 
decreased beyond 3×10
-4
 cm
2
/Vs (Figure 4.6(c)) - still an order of magnitude greater 
than our target mobility measured for transistors patterned with room temperature 
substrates SThL scan speeds of 32 µm s
-1
 (3×10
-5
 cm
2
/Vs). The relationship between 
field-effect hole-mobility and the scanning speed is shown in Figure 4.6(d). This huge 
increase in the maximum SThL scan speed of at least 19.4 times (as mentioned we 
were unable to ascertain the true maximum speed) whilst substrate heating at 85 °C in 
comparison to that used for patterning transistors at room temperature amply 
demonstrates the great advantage that simultaneous substrate heating has on SThL 
patterning speed. These findings are in agreement with theoretical predictions. This 
approach enables higher throughput nanopatterning of active materials and devices. If 
we extrapolate the data points in Figure 4.6(d) of the mobility versus scan speed, one 
can roughly estimate that the maximum SThL patterning speed for a precursor film 
heated to 85 °C could exceeds 800 µm s
-1
. 
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4.5 Summary and Conclusions 
In this chapter the simple method of sub-stage heating of a sample to 
substantially increase the patterning speed of an organic semiconducting precursor by 
scanning thermal lithography has been demonstrated. This approach applies heating of 
the precursor film at temperatures above room temperature (but below precursor 
conversion temperature), along with simultaneous SThL patterning. This setup increased 
the patterning speed of a pentacene precursor by SThL 19-fold, from 32 µm s
-1
 to 620 
µm s
-1
. Supporting simulations illustrated how the maximum writing speed depends 
greatly on the target temperature and diameter of the SThL probe. The impact of sample 
heating is expected to be more pronounced for a probe with a small diameter, which is 
typically used for SThL to get high-resolution features, and for such probes, a significant 
increase in the writing speed can be achieved with substrate heating that does not 
compromise the patterning resolution.  In terms of areal throughput, with the SThL probe 
contact diameter for our system of approximately 100 nm and the top probe scanning 
speed of 620 µm s
-1
, this would allow conversion of the pentacene precursor to fabricate 
a fully functioning semiconducting material with a high degree of precision at a rate of 
2.16 x 10
5
 µm
2
/hour (using an SThL probe temperature of 500 ℃). This proposed 
method is incredibly economical and simple to implement can be retrospectively installed 
to any SThL system as an alternative or in conjunction with other more costly and 
complex methods of increasing SThL patterning throughput including mounting large 
numbers of parallel probes or using higher temperature probes. 
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4.6 Experimental Methods 
Finite element simulations: Comsol Multiphysics 4.2 software was utilised used 
for the finite element simulations, selecting the Heat Transfer in Solids module and the 
Translational Motion pack.  The model was almost identical to the model used for 
simulations in section 2.8 which one alteration: the bulk SiO2 and polymer were set to 
the desired substrate heating temperature to simulate the effects of heating the 
substrate above room temperature. 
Nanoscale patterning of pentacene: The pentacene precursor was 13,6-N-
Sulfinylacetamidopentacene, purchased from Sigma-Aldrich. To produce precursor films 
for patterning and incorporation into transistors, the chloroform precursor solution (30 
mg/ml) was spincoated at 2300 rpm for 60 s to a thickness of 20 ± 5 nm onto Si
++
/SiO2 
substrates on which had patterned Au source-drain (S-D) electrodes. The AFM and 
SThL system details can be seen at the end of chapter 2. Unconverted precursor was 
removed by rinsing in a methanol bath for approximately 15 seconds. For substrate 
heating the Agilent Sample Heater specifically designed for use with the Agilent 5500 
AFM controlled by the LakeShore 332 Temperature Controller was used. 
Transistor characterisation: All charge transport measurements were performed 
in air and were used to verify the degree of precursor conversion to semiconducting 
pentacene for a given scanning speed. Transistor characterisation was accomplished 
using a Keithley 4200 semiconductor parameter analyser and an ambient condition 
microprobe station. The I-V measurements were undertaken in ambient conditions with a 
relative air humidity of 40-60 %. The charge-carrier mobility was calculated through the 
standard gradual channel approximation model (see section 2.3). 
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CHAPTER 5 
SThL AS A RAPID PROTOTYPING TECHNIQUE 
FOR NANOSTRUCTURED ELECTRONICS 
5.1 Abstract 
This chapter details the assessment of the use of SThL systems as very simple 
and economical, mask-less, rapid prototyping system, capable of nanoscale resolutions 
and throughputs rivalling more costly and complex electron beam (e-beam) based 
systems. This was achieved by using SThL in combination with a poly(p-phenylene 
vinylene) (PPV) precursor, acting as a chemical resist, to selectively pattern a range of 
metallic electrode materials. The PPV precursor was patterned using the heated probe 
to convert the PPV precursor to insoluble PPV. Using this approach, on-demand 
patterned geometrical features composed of an amorphous glassy PPV layer, much like 
photo-resist, were created. The patterned features were utilised as a positive resist for 
subsequent etch patterning of underlying materials - this would allow the use of SThL to 
pattern materials other than the small handful of precursor materials compatible with 
SThL. In conjunction with substrate heating, features were patterned and retained after 
development on gold films up to a maximum speed of 1180 µm s-1. The use of a 
substrate heater enabled patterning of transistor source/drain electrodes with channel 
lengths down to 500 nm or less. This lower resolution limit was found to be governed by 
the etching process used rather than the resolution of the SThL system which is well 
below 100 nm. Finally, these patterned electrodes were combined with nano-patterned 
pentacene to produce the first transistors fabricated entirely by SThL patterning. 
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5.2 Introduction 
The fabrication of conductive electrodes, integral to all electronic devices, is 
achieved mainly through photolithography or electron beam (e-beam) lithography, 
evaporation, or sputtering. Both evaporation and sputtering are relatively cheap methods 
of producing electrodes, but sacrifice resolution for economy, as resolutions are limited 
to > 1 µm, which relegates their use to fabrication of electrodes for semiconductor 
research. In consumer, scientific and commercial electronics, there is of course a 
persistent drive towards improvement of the performance of electronic processors and 
devices, which is heavily linked to the geometrical size of the electrical contacts 
(electrodes). The two preferred methods for the nanopatterning of electrodes are 
photolithography and e-beam lithography. 
The vast majority of metal and semiconductor nanopatterning uses optical 
lithography with a 192 nm wavelength light source, but has reached a physical resolution 
limit of approximately 80 nm for a single patterning regime.
1
 To keep up with Moore’s 
law, there is ongoing development of photolithography systems which use light sources 
in the extreme UV spectrum and with resolution capabilities of around 10 nm.
2
 For 
reasons of economic viability, patterning throughputs of over 10
12 
µm
2
 hour
-1
 are 
required (equating to approximately 100 wafers per hour).
3
 The most common mask-less 
lithography systems are e-beam lithography systems, with resolutions below 20 nm, but 
these small resolutions are at the expense of patterning throughput (scaling according to 
Tennant’s power law4 for direct-write lithography methods). The throughput associated 
with e-beam lithography systems is far lower than photolithography methods, but there is 
still demand for such systems for fabrication of masks (for optical lithography systems), 
fabrication of prototypes, and more general low-volume demands.
3
 Both of these 
approaches to nanopatterning offer excellent resolution, and have benefits such as high 
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volume throughput with optical lithography, and the ability to produce prototypes and 
pattern without the need for masks with e-beam lithography. However, there is also great 
expense and technological complication associated with the equipment, and the cost 
and complexity of future systems is set to rise exponentially as we near the limits of what 
can be achieved with optical and e-beam lithography.   
Scanning-probe based methods are a viable alternative to optical and e-beam 
lithographies as they are not diffraction limited and rely instead on physical contact with 
material, which means that they are theoretically capable of resolutions well below 
optical and e-beam lithography systems. Although our specific SThL system is capable 
of a maximum resolution of approximately 70 nm, other custom built systems are 
capable of resolutions below 15 nm,
5
 which successfully competes with the most up to 
date e-beam and photolithography systems. SThL systems also allow the fabrication of 
features of any desired geometry, without resort to the single use masks required by 
photo and e-beam lithography. SThL, if coupled with a suitable precursor which could be 
thermally patternable, may thus present a suitable alternative patterning technique to e-
beam and photolithography. There is also a second purpose to the use of one SThL 
material to be used as an etch mask for the indirect patterning of others, namely to 
address the drawback that only a handful of precursor materials that are compatible with 
SThL. For example, little success was achieved in the fabrication of structures or 
functional devices with a variety of precursor types, including metal oxide precursors 
(zinc acetate
6
 and zinc oxide hydrate,
7
 which are both precursors to zinc oxide, and 
indium nitrate
8
 which is a precursor to indium oxide), and a precursor to 
Diketopyrrolopyrrole
9
- a small molecule organic semiconductor. The use of SThL to 
pattern structures for subsequent etching, i.e. as a form of patterning resist (in both 
positive and negative form) has been successfully attempted on several notable 
occasions as demonstrated by Basu et al.
10
, Pires et al.
11
 who achieved three-
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dimensional patterning of resist with resolutions of approximately 10 nm, Paul et al.
12
, 
and by Cheong et al.
13
, and is the subject of at least one patent.
14
 Although these groups 
have achieved excellent resolutions and some have continued on to transfer the etched 
structures onto silicon,
11,13
 no-one has produced patterned structures that have been 
incorporated into functional devices. 
This chapter explores the use of SThL to selectively thermally convert poly(p-
xylene tetrahydrothiophenium chloride) (PXT) a precursor to PPV, which is a well-
documented SThL compatible precursor patterned with a good deal of success,
5,15
 and 
which was (at least at the time) readily available, and in so doing to assess the suitability 
and performance of SThL systems as nanoscale rapid prototyper systems. SThL was 
utilised to selectively thermally convert portions of the PPV precursor film, which were in 
turn used as etch masks for several materials including some of the most common 
electrode materials: gold, chromium and aluminium. This list of materials can easily be 
extended with further research and with the exploration of other suitable masking 
materials. This methodology was subsequently used to pattern gold and chrome 
electrode pairs, with resultant channel lengths below 1 µm. This electrode pair 
architecture was then combined with an SThL patterned pentacene precursor which was 
converted to semiconducting pentacene to produce a semiconducting channel between 
the electrodes and a universal gate electrode and substrate, and hence the first thin film 
transistor to be patterned in its entirety by SThL. 
 
5.3 Patterning of the PPV Precursor 
The PPV precursor, (PXT) (Figure 5.1(a)), was selected because thermal 
conversion of PXT into PPV leads to the creation of a glassy and highly uniform polymer 
film (in contrast to the highly crystalline pentacene produced from the pentacene 
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precursor) which can be deposited to make films only a few nanometres thick. Using 
PPV, very well defined features were fabricated akin to those produced in conventional 
photoresist materials utilised during photo/e-beam lithography. PXT was initially 
spincoated onto silicon substrates to begin with (300 nm of SiO2 and bulk n++/doped 
silicon) to a thickness of 30 nm ±5 nm. The SThL probe was placed in contact with the 
surface of the PXT film using normal contact force, and scanned across the surface of a 
gold film evaporated onto a silicon substrate at 500 °C, the portions of the film over 
which the SThL probe was scanned were insolubilised. The next step was to rinse off 
the soluble portions of the film over which the SThL probe had not been scanned with 
methanol, thus leaving the selectively converted portions of the PPV film anchored to the 
surface of the gold film. The goal of the selective SThL scanning was not to convert the 
precursor to functioning PPV, but only to insolubilise the precursor to a sufficient depth 
to anchor the feature to the surface of the gold. The probe temperature was maintained 
at 500 °C to ensure the highest scan speed possible to increase the throughput 
efficiency of the system. The resolution of the features is dependent on the probe speed 
and temperature, and the minimal resolution approximating to (slightly below) the width 
of the probe contact area, trends identified in both our practical results and our 
simulations (see section 2.8), as well as by others.
15,16
 
Upon SThL patterning, it is observed that the PXT becomes insoluble (due to 
either partial conversion of the PXT to PPV) at temperatures beginning at 110 °C – 
substantially lower than the quoted temperature of 200 °C necessary to fully thermally 
convert the PXT to PPV (which is generally achieved by a post-SThL baking step at 200 
°C).
15
 A consequence of this much lower necessary temperature was the ability to 
pattern the PPV at much higher speeds than was the case for the pentacene precursor 
(32 µm s
-1
 for SThL patterning of fully functional pentacene in comparison to 63 µm s
-1
 
for PPV), leading to approximately double the patterning throughput. 
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Figure 5.1: (A) Chemical structures of the PXT  precursor which can be thermally 
converted to PPV at temperatures between 120-200 °C. (B) Graph displaying  maximum 
PPV patterning speed versus  substrate temperature. The relationship between scan 
speed and substrate temperature is similar to the sigmoid curve, see (C), predicted by 
finite element simulations using pentacene and PMMA. Reproduced from ref. 19 with 
permission from The Royal Society of Chemistry. 
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The patterning speed (and hence throughput) of PPV was dramatically increased by 
using a substrate heater in conjunction with SThL in an identical fashion to the 
pentacene patterning in chapter 3. Figure 5.1(b) displays the average of the maximum 
PPV patterning speeds achieved versus substrate temperature. These data clearly show 
that an increase in the maximum scanning speed at which PPV features were retained 
by a factor of  approximately 19, from 63 µm s
-1
 for room temperature samples to in 
excess of 1180 µm s
-1
 for samples that were heated to 85 °C. The scale of speed 
increase is remarkably similar to the scale achieved in the case of the pentacene 
precursor (also a factor of ~19) and is probably due to the similarity in thermal properties 
between the two precursor materials. Strikingly, the relationship between substrate 
temperature and maximum SThL patterning speed is suggestive of the sigmoid curve 
calculated in the finite element simulations in Figure 5.1(c), supporting the accuracy of 
the simulations in their predictions of the behaviour of heat transfer in the model system. 
 
5.4 Patterning of Metal Electrodes 
The electrode patterning through SThL operates in a similar fashion to 
photolithography and e-beam lithography in that a resist type material is selectively 
insolubilised so that these portions act as a positive resist mask for further etching or 
processing steps. Importantly, the SThL method has the distinct advantage of being able 
to draw up the desired electrode dimensions on the Agilent PicoLith software in a very 
short time, instead of requiring purpose built, single pattern photo-masks, allowing the 
SThL system to effectively become a rapid prototyper system. 
The patterning scheme for metallic electrodes is outlined in Figure 5.2 for the 
case of gold electrodes. First of all an adhesion layer of either aluminium or chromium 
was evaporated onto a substrate (silicon dioxide 300 nm thick on n++ silicon) to a 
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thickness of 5 nm, followed by a layer of gold of 35 nm thickness, and finally a PXT layer 
was spincoated onto the surface of the gold at 4000 rpm for 180 seconds to produce a 
film thickness of 30 nm ± 5nm.  
 
STEP 1 
 Evaporate an adhesion layer (aluminium or chromium) and gold electrode 
layer. 
 Spin-coat on a layer PPV precursor. 
 
STEP 2 
 Pattern the desired geometry through SThL. 
 Rinse off the unpatterned (unconverted) PPV precursor using methanol to 
leave  patterned PPV. 
 Heat the patterned PPV to complete crosslinking at 180 °C for 30 minutes 
 
STEP 3 
 Etch away the exposed metal areas with commercial etchant. 
 Remove the PPV on top of the etched electrode geometries by Plasma 
Ashing, to leave the patterned electrodes. 
 
STEP 4 
 Deposit and pattern pentacene semiconductor between the fabricated 
electrodes to produce functioning devices solely patterned by SThL. 
Figure 5.2: Schematic of the four-step process to etch gold and an adhesion layer using 
PPV precursor as a positive patterning resist, followed by combining the patterned 
electrode structures with a patterned pentacene semiconducting channel to produce a 
functioning transistor solely patterned by SThL. 
The PXT layer was then patterned using SThL in the same manner as described 
in chapter 3, with enough heat transferred from the heated SThL probe to insolubilise 
the selected PXT regions which then remained behind after rinsing away unconverted 
PXT regions in methanol for 15-30 seconds. A subsequent heating step was used to 
fully insolubilise the patterned features for 30 minutes at 180 °C on a hot plate in 
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ambient conditions. The exposed areas of gold electrode material that were not 
protected by the selectively converted PPV could then be etched away using 
commercial etchant followed by the etching of the aluminium or chromium adhesion 
layer (see experimental section) and rinsing with DI water. The PPV was then removed 
by oxygen or UV plasma ashing, followed by substrate cleaning with acetone and IPA, 
Electrical testing of the substrates confirmed that the unwanted electrode material was 
removed and that electrodes were electrically isolated from one another. Various scan 
line densities were used to convert the material, with clean feature surfaces containing 
no holes (indicating that the area of film within the scanned feature was exposed to 
temperatures above that necessary for insolubilisation, and verified by the fabrication of 
the defect free gold electrodes) achieved for all scan densities down to a minimal scan 
density of 1 line per 100 nm, consistent with the scanning probe having a heated contact 
width of 100 nm. 
The standard electrode test structures fabricated by SThL were the simplest 
transistor source and drain electrode pairs possible, consisting of two identical squares 
or rectangles where both the dimensions of the blocks and, importantly, the dimensions 
of the channel between the electrodes could be tailored. Owing to the constraints of our 
AFM setup, the combined size of electrode pairs was confined to 90 µm
2
. The smallest 
consistent channel gap between two patterned blocks of PPV that could be produced 
using this system was of the order of 200 nm, but when combined with the subsequent 
etching process (which has problems of overexposure), I was only able to produce 
consistent etched gaps of approximately 400 nm (see Figure 5.3(a)). This resolution 
could easily be improved with more experience of metallic etching and an SThL system 
with improved resolution. As mentioned in section 5.1, the maximum speed at which 
patterned PPV features remained anchored to the substrate after development was 
1180 µm s
-1
 when the substrate was heated to 85 °C. After a post-development baking 
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step at 180 °C for 30 minutes, the quality of the resultant PPV features produced at this 
high speed was enough to allow the use of these features as an electrode etch mask. If 
a 100 nm probe patterning width is assumed, a maximum patterning speed of 1180 µm 
s
-1
 would allow a theoretical electrode patterning areal throughput of 4.25 x10
5
 µm
2
 hr
-1
.  
The limit on the total size of the patternable area to 90 µm
2
 presented us with the 
problem of electrically contacting the patterned electrodes which had a maximum size of 
~ 45 x 90 µm, while the minimum electrode size necessary for the accurate placement of 
an electrical probe is 150-200 µm
2
. This meant that the testing of devices using these 
small electrode sets would prove difficult using our conventional probe station setups. In 
order to circumvent this problem, it was decided decided to use existing evaporated 
electrode sets in conjunction with our own patterned electrode sets (see Figure 5.3(a-
b)), with an optical microscope image of a finished electrode set in Figure 5.3(c). 
To produce integrated electrode sets using both evaporated and SThL patterned 
components, a metallic adhesion layer and gold electrode layer were evaporated to 
cover the whole surface of the substrate, followed by the sputtering of patterned source 
and drain electrodes (channel width of 1 mm and channel lengths varying from 20 to 100 
µm) in titanium. Titanium was selected as it is impervious to the gold, aluminium and 
chromium etchants used in the etching step.  
The PPV precursor was then spincoated and patterned over these evaporated 
and sputtered layers, with the patterned PPV block masks overlapping the titanium 
electrodes to ensure electrical connection between the patterned gold/chromium 
electrodes and the sputtered titanium electrodes, and the channel gap was positioned 
between the two titanium electrodes. 
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Figure 5.3: (A) AFM topographical image of two source and drain electrode pads (each 
20 µm
2
 and composed of 35 nm Au on 5 nm Cr), separated by a channel gap of 480 nm, 
patterned with the substrate temperature of 85 °C using an SThL probe travelling at a 
scan speed of 1000 µm s
-1
. (B) The cross-section profile of the channel demonstrating 
the gap width of ~480 nm. (C) Optical microscope image of Au source and drain 
electrodes patterned between two sputtered large area Ti contacts. The channel 
between the two gold electrodes has a length of 80 µm and a width of 2 µm. 
Reproduced from ref. 19 with permission from The Royal Society of Chemistry. 
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Tennant’s power law was originally derived for direct patterning systems such as 
the various forms of e-beam lithography (Gaussian e-beam or GEB, and variable shaped 
beam or VSB), and it also appears to hold true with scanning probe lithography (SPL) 
based methods which include SThL.
17
 In Tennants power law the areal throughput (AT) 
is proportional to the resolution (R) to the power of 5 (AT  R
5
) and is demonstrated 
visually in Figure 5.4 by the black line over which are super-positioned all the various 
forms of direct patterning methodologies including scanning probe lithography (SPL), 
electron beam induced deposition (EBID), Gaussian electron beam (GEB), chemically 
amplified resists (CAR), and variable shaped electron beam (VSB). Photolithography 
system resolutions and throughputs are also placed on the graph (which are not subject 
to Tennant’s law as they are not direct-write methods) and include deep ultraviolet 
(DUV), extreme ultraviolet (EUV), and nano-imprint lithography (NIL). In order to put the 
performance of our own setup into context and compare to other systems, our system’s 
resolution vs areal throughput is represented by the red spot. As one can see, our 
system performance fits well to the Tennant’s law trend-line. This close proximity to the 
trend-line could be taken to imply that our system is close to its maximum areal 
throughput for the system’s resolution. However, steps that could be taken to improve 
the areal throughput (i.e. scan speed) include using a substrate heater temperature 
closer to the precursor conversion temperature in conjunction with an SThL probe of 
higher temperature. It can also be seen that our system competes well with other 
methods, with similar resolutions and areal throughputs as e-beam based methods, but 
with lower resolution (and hence higher throughput) than other scanning probe based 
methods owing to the resolution constraints of our system. Aside from drawing a 
comparison between the performance of our own system and other direct-write systems, 
the figure also reinforces the potential of these off-the-shelf SThL systems to provide 
very economical and easy to use rapid-protoyper systems which are capable of 
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resolutions and throughputs that directly compete with e-beam and other SThL systems, 
for the fabrication of nanostructured electronic devices.  
 
Figure 5.4: Graph of patterning resolution (R) versus throughput, displaying Tennant’s 
law trend (black line  R5) with all the various forms of direct-write lithography including 
e-beam based methods (red), scanning probe based methods (such as SThL, green), as 
well as deep/extreme UV photolithography (blue) and nano-imprint lithography (purple) 
methods. For comparative purposes I have also placed the performance of our own 
SThL system on the figure (resolution of 70 nm and throughput of 4.25 x10
5
 µm
2
 h
-
1
).This figure was adapted from Figure 2(a) in reference 17 with permission from Nature 
Nanotechnology (Macmillan Publishers Ltd). 
By using the prepatterned substrates with titanium contacting pads, in conjunction 
with SThL patterned pentacene, the first functional devices were fabricated in which both 
the electrodes and the semiconducting portions had been nanopatterned through SThL, 
using channel dimensions of between 10 and 30 µm in width by 500 nm in length. 
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Unfortunately as a result of parasitic contact resistances caused by these narrow 
channel lengths, the mobility values achieved were much lower than values achieved 
with transistors that were fabricated on previous occasions with larger channel lengths 
(above 1 µm). Mobilities were in the region of 10
-6
 - 10
-7
 cm
2
V
-1
s
-1
 when using these 
SThL patterned electrodes with channel lengths of 500 nm, as opposed to 10
-4
 - 10
-5
 
cm
2
V
-1
s
-1
 when using substrates with channel lengths in excess of 1 µm. As an example 
of the performance of these transistors, see Figure 5.5 for a graph displaying the 
transfer curve for a transistor of dimensions W= 10 µm and L = 500 nm, with an obtained 
saturation mobility of 1.35 x 10
-6
 cm
2
V
-1
s
-1
. 
Unfortunately we were not able to continue the development of these transistors 
in which both the electrodes and the semiconductor were patterned by SThL because 
the company which produced the PPV precursor (Sigma-Aldrich) unexpectedly took the 
decision to cease production of the precursor. However, even though the resolution of e-
beam, photolithography, or other more specialised SThL systems is not achieved as a 
result of system constraints, and despite the inability to define channel gaps below 500 
nm, we have still proven the principles that: 
(i) SThL systems can be used to pattern etch masks for the fabrication of 
metallic electrode structures. Feature resolutions on the nanoscale and 
areal throughputs rivalling e-beam lithography systems were achieved. 
(ii) The patterned metallic electrodes can be incorporated into functional 
transistor devices. 
Hence, SThL systems are useable rapid prototyping systems for the fabrication of 
nanoscale structures, as a much cheaper and simpler alternative to e-beam lithography. 
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Figure 5.5: Transfer curve displaying the performance of a transistor with both the 
electrodes and semiconducting pentacene channel patterned using SThL. The channel 
dimensions were Length=500 nm and Width=10 µm and the pentacene was converted 
at 16 µm s
-1
 using a probe temperature of 500 °C and substrate heating temperature of 
85 °C. The applied drain voltages for the varying gate voltage can be seen in the graph 
legend. The resulting mobility was measured as 1.35 x 10
-6
 cm
2
V
-1
s
-1
.  
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5.5 Summary and Conclusions  
This chapter details an attempt to emulate conventional patterning methods and 
use SThL-patterned material as a positive mask for subsequent etching of the desired 
material underlying the patterned structures. SThL was successfully used to pattern 
three of the most common electrode materials: gold, chromium and aluminium, 
producing channel gaps between electrodes of tens of microns in width and 
approximately 500 nm in length. By implementing the substrate heater method, indirect 
patterning of source/drain electrodes at speeds in excess of 1000 µm s
-1
 was 
demonstrated. The electrode structures were then combined with SThL patterned 
pentacene to produce the first functional transistors fabricated by SThL. Previously, 
various research groups have used SThL to pattern resist, and some have consequently 
used these patterned structures as etch masks for the patterning of silicon. However, no 
other groups to date have used such an approach to pattern nanostructured metallic 
electrodes or incorporated these into functional devices. Unfortunately owing to the 
cessation of the PPV precursor manufacture and the limited time to explore alternative 
resists, this line of research was ceased. In spite of this unexpected halt to the progress, 
it can be argued that the work has successfully demonstrated the use of SThL to 
indirectly pattern a variety of metallic materials for the first time. These materials are 
outside the usual class of solution processible thermally convertible precursors, through 
the use of one such convertible material as an indirect patterning mask. By combining 
SThL systems with resolutions <15 nm, substrate heating and higher 
temperature/multiple probe scanners,
18
 to increase the areal patterning throughput, the 
technique could provide a unique toolbox that can easily be used for the rapid 
prototyping of nanoscale devices without the need of costly infrastructure, as an 
alternative to the established nanopatterning methods of e-beam and even 
photolithography, at a fraction of the cost.  
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5.6 Experimental Methods 
The materials and methods (with the exception of the patterning of the PPV 
precursor and the etching of electrodes, see below) can be seen at the end of chapter 4 
as they are identical to those used in this chapter. 
Patterning of PPV Precursor: The PPV precursor poly(p-xylene 
tetrahydrothiophenium chloride) (PXT) was purchased from Sigma-Aldrich and used as 
a thermally convertible resist. PPV precursor films were made by spincoating the as-
purchased solution (0.25 wt. % in H2O) onto Si
++
/SiO2 substrates to a film thickness of 
30±5 nm at 4000 rpm for 180 s. The PPV precursor was patterned using the SThL probe 
scanning in a series of parallel lines over the precursor surface whilst maintaining the 
substrate to 85 °C using a substrate heating plate. 
Metallic electrode patterning: Metallic electrode layers were evaporated onto Si
++
/SiO2 
substrates (composed of a chromium or aluminium adhesion layer of 5 nm thickness and 
a gold electrode layer of 35 nm thickness). Following the successful deposition and 
SThL patterning of PPV onto the gold electrode layers, the excess unpatterned 
precursor was removed by rinsing in methanol for approximately 15 seconds. The 
etching of the gold, chromium or aluminium was accomplished using Sigma-Aldrich Gold 
Etchant Standard, Chrome Etchant Standard and Aluminium Etchant Standard as 
required. The gold etchant was diluted to approximately 5:1 ratio with DI water (DI 
water:etchant) whilst both the chrome and aluminium etchant were used in their 
undiluted form. Owing to the inconsistent etch rates of all three metals, successful 
etching was judged by inspection of the samples at 5 second intervals, with the whole 
etching process never taking longer than a 60 seconds or so. 
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CHAPTER 6 
CURRENT FLOW ANALYSIS IN COMPOSITE 
SILVER NANOWIRE: CONDUCTIVE BINDER 
TRANSPARENT ELECTRODES  
6.1 Abstract 
In this chapter a variant of the conductive atomic force microscopy (CAFM) 
technique was used to map the current flow in percolating networks of solution-
processed transparent electrodes. The systems studied comprised of silver nanowires 
(AgNWs) and a conductive binder matrix made of either reduced graphene oxide (rGOx) 
or zinc oxide (ZnO). Both electrode systems displayed increased conductivity for all 
measured nanowire densities when compared with pristine AgNW electrodes, despite 
the fact that the macroscopic conductivity of the rGOx and the ZnO layers themselves 
being significantly lower in comparison to AgNW films. Lateral-transport CAFM was 
subsequently used to identify the origin of the increased macroscopic conductivity and 
pave the way to further developments. In particular, the lateral current mapping with the 
CAFM allowed the observation of a strong charge transport interaction between the 
AgNWs and the binder system. The latter (rGOx or ZnO) was seen to form additional 
electrically conductive interconnects (bridges) between the AgNWs, a unique feature 
that is argued to be responsible for the increased macroscopic conductivity observed.  
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6.2 Introduction 
The emergence of carbon-based organic electronic materials, metal oxides, and 
metallic nanowires in the last decade has opened up the possibility of transparent and 
flexible electronic devices, that can be solution processed at low temperatures.
1,2
 Indium 
tin oxide (ITO) is the most common and widely used transparent conductor, however 
diminishing supplies and rising prices of indium have prompted a huge amount of 
research to and develop appropriate replacement material systems. Any successful ITO 
replacements would also need to be compatible with the emerging applications in both 
flexible and transparent electronic devices. Metallic nanowires are such a potential 
replacement, by combining an inherently high material conductivity with solution 
processibility, to create highly transparent, conductive and flexible films. 
Silver nanowires (AgNWs, see Figure 6.1) have gained significant interest as a 
replacement for ITO due to silver’s high conductivity compared to other metals (6.3 x 107 
S/m),
3
 with well-established synthesis procedures present in literature.
4
 AgNWs are 
generally deposited onto substrates from a solution by various methods including 
spincoating,
5,6
 spraying,
7,8,9,10,11
 and wire bar coating,
3
 with the resulting films exhibiting 
sheet resistance as low as 11 Ω/□ and transmittance of 87%.7 Although silver itself is a 
highly conductive electrode material, the conductivity of an AgNW network deposited by 
solution processing is ultimately limited by the number of AgNW junctions, which is 
dictated by the length of individual AgNWs and the density of the AgNW network.
12
 
There is inevitably a high resistance between individual silver nanowires, however this 
can be greatly reduced by a number of post-deposition methods, including thermal and 
electrical annealing,
13,14,15,16
 and high pressure.
14
 AgNWs also have poor adhesion to 
most underlying substrates, hence they exhibit poor mechanical stability which is 
essential for flexible electronic devices.
3
 The conductivity of the AgNW films is also 
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shown to be time dependent, with the effects of oxidation decreasing the conductivity of 
the electrode film.
17,18 
 
Figure 6.1: 20 x magnification dark field optical microscope image of AgNWs spin-
coated onto a quartz substrate from an ethanol dispersion. Given the sub-micron width 
of the individual nanowires, what can generally be seen here are bundles of nanowires 
of varying thicknesses, but we are still able to observe the large length distribution of the 
AgNWs within the bundles, with lengths from 10 -100 µm.  The junctions between AgNW 
bundles, through which current is transferred in the AgNW network, can clearly be seen. 
One approach to improving the performance of AgNW films is to combine the 
AgNWs with a conductive or semiconducting binder material to increase the mechanical 
stability and the lifetime of the AgNW conductive film, which additionally provides some 
benefits by means of encapsulation. Moreover, these hybrid electrodes were reported to 
display conductivities greater than electrodes composed solely of AgNWs. The source of 
the increase in conductivity is the subject of debate, with the two main theories being (i) 
that the conductive binder aids charge transport between nanowires (ii) that when a 
50 µm 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
148 
conductive binder is solution-deposited and subsequently annealed, evaporation of 
solvents produces capillary forces which act to draw the AgNWs closer together and 
increase electrical contact, and hence conductivity, or perhaps even a combination of (i) 
and (ii). 
This chapter details research in which AgNW and conductive binder hybrid 
electrodes were fabricated, and CAFM was used to analyse the nanoscale charge 
transport interaction between the AgNWs and their conductive binder, and hence directly 
observe and identify the phenomena responsible for the increase in bulk conductivity 
measured for these hybrid electrodes.  
 
6.3 Binder Material Choices 
Material classes that have been used to embed AgNWs include a number of 
metal oxides, polymers, and graphene-based materials (including graphene and 
graphene oxide). Since these material systems are very different, namely crystalline 
metal oxides, amorphous polymers, and flaked graphene based materials, and hence 
may have very different electronic properties when studied by CAFM, an analysis of 
hybrid electrodes was planned in which AgNWs were combined with an example of each 
material type:  
(i) PEDOT:PSS (poly(3,4-ethylenedioxythiophene) polystyrene sulphonate)  
as an example of a conductive polymer. 
(ii) Zinc oxide (ZnO) as an example of a semiconducting metal oxide. 
(iii) Reduced graphene oxide as a derivative of graphene. 
The hybrid electrodes were initially studied in bulk to verify that the hybrid had 
increased conductivity, and then in detail by CAFM. By operating the CAFM system in 
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contact mode, where the probe is in constant contact with the sample during imaging, 
images were produced of hybrids with both zinc oxide (ZnO) and reduced graphene 
oxide (rGOx). This approach was unfortunately unable to produce images of hybrids with 
PEDOT:PSS, as the polymer proved too soft for compatibility with contact mode CAFM 
and the probe ploughed the surface and destroyed the integrity of the sample. Thus, the 
further investigations will focus on the hybrids of AgNWs and ZnO/rGOx.  
A schematic of the research in this chapter can be seen in Figure 6.2. The 
research was divided into the analysis of two different hybrid electrode systems, the first 
comprising of AgNWs and rGOx, and the second comprising of AgNWs and ZnO. The 
analysis of each hybrid was further divided in analysis of the bulk conductivity (as 
measured by sheet resistance) and transmittance, followed by CAFM analysis of the 
individual or hybrid materials at the low-micron and nanoscale.  
 
6.3.1 Flaked Semiconductor: Reduced Graphene Oxide (rGOx) 
Graphene oxide (GOx) is a derivative of graphene, a material with high 
conductivity,
19
 high carrier mobility
20
 and the quantum hall effect.
21
 GOx has a large 
number of lattice defects which are populated by oxide/hydroxide groups, which in turn 
act as charge traps and contribute to the inferior electrical performance of GOx in 
comparison to graphene, however these functional oxide/hydroxide groups render GOx 
more hydrophilic and thus it is easier to deposit than graphene,
3
 and this ease of 
deposition is one of the main reasons why research into the use of GOx as a material for 
conductive films continues. By thermal or chemical means GOx can be converted to 
reduced graphene oxide (rGOx). This process decrease the number of oxide/hydroxide 
groups populating the lattice defects in GOx, resulting in higher conductivity.
19
 Although 
the reduction of GOx to rGOx decreases the occupancy of the defects, the defects 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
150 
themselves still remain and act as charge traps, meaning that the rGOx material does 
not return to the conductivity levels of pristine graphene. 
 
Figure 6.2: Scheme of the research detailed in this chapter. The research focused on 
two AgNW based hybrids composed of rGOx with AgNWs, and ZnO with AgNWs. The 
research was divided in analysis of the bulk sheet resistance and transmittance 
properties of each hybrid, followed by CAFM analysis. In this scheme, fused means the 
sample was annealed as a final processing step in order to fuse the AgNWs to the 
binder layer and thus improve or establish the electrical connection between the two 
materials. 
Analysis of Hybrid Electrodes
rGOx and AgNW Hybrid ZnO and AgNW Hybrid
Analysis of Bulk Properties (Sheet 
Resistance vs Transmittance)
Analysis of Bulk Properties (Sheet 
Resistance vs Transmittance)
AgNWs AgNWsrGOx ZnOHybrid Hybrid
CAFM Analysis of Charge Transport CAFM Analysis of Charge Transport
AgNWs rGOxHybrid AgNWs* ZnO**Hybrid
Un-fused Hybrid Fused Hybrid Un-fused Hybrid* Fused Hybrid
*   = Already completed in rGOx hybrid case (no need to duplicate results)
** = Could not resolve with our system
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Several research groups have reported a strong electrostatic interaction between 
AgNWs and GOx.
3
 This compatibility between the two materials has resulted in rGOx-
AgNW hybrids being used for transparent, flexible electrodes and sensor devices.
3,22,23,24
 
The addition of rGOx either on the bottom or top side of the AgNW layer can result in 
improved mechanical and chemical stability of the AgNW film. The addition of rGOx on 
the bottom side will act as an adhesive layer for the nanowires,
3
 whilst the rGOx on top 
of the nanowires helps to bind the nanowires to the underlying substrate (lying over and 
clamping the AgNWs to the substrate) and also acts as an encapsulation layer to protect 
the AgNWs from degradation.
23
 The addition of rGOx also has the well-documented 
effect of improving the conductivity of AgNW films.
18,25
 
 
6.3.2 Solution Processible Zinc Oxide 
Zinc oxide (ZnO) is a crystalline metal oxide semiconductor which is generally n-
type (electrons are the majority charge carriers) in nature. It has many beneficial 
properties including a wide, direct band-gap of 3.44 eV, which makes the material 
transparent in the visible spectrum,
26,27
 as well as a high exciton binding energy of 60 
meV. It can also be doped to change its electrical properties, with examples including 
the addition of aluminium dopants to increase conductivity. For these and additional 
reasons, it has perceived uses in devices ranging from LEDs
28
 and lasers
29
, to 
transistors
30
 and transparent conductive electrodes.
31
 
ZnO thin films can be deposited in a number of ways, including chemical vapour 
deposition,
32
 atomic layer deposition
33,34
 and pulsed laser deposition.
35,36
 Solution 
deposition is the simplest and most economical deposition method, achieved with 
methods including ink-jet and roll-to-roll printing, spray pyrolysis and spin-casting. 
Solution deposition utilises solution-processible precursors to ZnO, or ZnO nanoparticle 
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dispersions and nanocrystal dispersions. Nanoparticle and nanocrystal dispersions 
contain insulating carbon-based surfactants which have negative effects on charge 
transport, and are difficult to deposit into uniform and dense large area films.
37,38,39
 Sol-
gel precursors such as zinc acetate offer ease of deposition, but the elevated 
temperatures necessary during deposition make them incompatible with low temperature 
processing.
40
 Interestingly, amine-hydroxo zinc solutions combine simple solution 
deposition with low processing temperatures below 200 °C.
41
 ZnO hydrate dissolved in 
ammonia hydroxide has been used to form ZnO films that resulted in functional solution 
processible transistors exhibiting high mobilities, using annealing temperatures of less 
than 180 °C.
41
 
 There have been several attempts at combining ZnO based materials with 
AgNWs to produce hybrid electrodes including solution processible zinc acetate 
dihydrate
42,43
 or sputtered ZnO
44
 in conjunction with AgNWs. An example of note is the 
ZnO/Al-doped ZnO and AgNW multi-stacked electrodes which used Al-doped zinc 
acetate solution as a precursor to ZnO researched by Kim et al.
44
, along with a detailed 
analysis of transmittance vs sheet resistance, and made very limited use of CAFM in 
order to evaluate lateral conductive behavior. ZnO hydrate based solutions have not yet 
been used in conjunction with AgNWs in order to produce hybrid electrodes, and owing 
to the low temperature solution processibility and novelty of the precursor, this ammonia 
hydroxide and ZnO hydrate based solution was used as the ZnO precursor of choice in 
the AgNW/ZnO hybrid electrode investigations. 
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6.4 Bulk Properties of AgNW and rGOx Hybrid 
Electrode Films 
Before analysing the films using CAFM, research commenced with the 
assessment of the bulk sheet resistance and transmittance properties of individual films 
of rGOx, and AgNWs, spincoated onto quartz substrates, and comparison of these 
values to the sheet resistance and transmittance of hybrid films composed of rGOx and 
AgNWs.  
For the rGOx samples, the samples were annealed at 200 °C in a glovebox after 
spincoating the GOx source material to convert the GOx to rGOx. This was done prior to 
the deposition of the AgNWs in the hybrid films. The temperature of 200 °C was 
selected, because it approaches the maximum processing temperature which would 
allow compatibility with flexible substrates and organic or solution processible electronic 
materials. During annealing, a substantial portion of the hydroxyl groups attached to the 
GOx lattice were removed, transforming the material to rGOx and rendering the 
individual flakes a little more conductive. Successively higher temperatures gradually 
increased the conductivity of the rGOx as more hydroxyl groups are removed. However 
due to the very high resistance of the flake boundaries, which impedes charge transport 
between flakes, the overall conductivity of films composed 1-3 layers of rGOx flakes 
(transmittance at 550 nm was measured as 92.6 %, in comparison to the transmittance 
of bare quartz substrates at 550 nm, 93 %) which are only a few hundred nm in diameter 
is very low, resulting in high sheet resistance values of 100-1000 kΩ/□, although this 
was still an improvement on the sheet resistance measurement of the GOx films prior to 
annealing which exceeded the measuring range of our four point probe setup (5 x 10
8
 
Ω/□). 
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For the AgNWs-only films, the AgNW films of varying concentration were 
spincoated onto quartz substrates and annealed at 200 °C under N2 in order to improve 
conductivity within the silver nanowire network. The annealing solders AgNW junctions 
together and burns off the PVP that coats AgNWs (polyvinylpyrrolidine, a polymer used 
during AgNW synthesis). Moreover, it was anticipated that annealing would further 
increase the conductivity in the hybrid electrode by fusing the AgNWs to the rGOx 
flakes, thereby improve electrical connection between the two materials. Using AFM and 
optical microscope images, it was observed that the lengths ranged from 10-100 µm (the 
average length quoted by the manufacture was approximately 90 µm) and diameters 
from 100-200 nm. 
The hybrid films were produced by first depositing a layer of GOx and annealing it 
to reduce it to rGOx as detailed previously, followed by spin casting and annealing of the 
AgNW network. The average bulk sheet resistance of AgNW films and AgNW/rGOx 
hybrid films is displayed in Figure 6.3 for a selection of different AgNW network 
densities (where an increasing density results in a decrease in transmittance). The 
density of the AgNW networks was varied by varying the concentration of the AgNW 
dispersion prior to spincoating (see Experimental Methods section). One can observe 
that the sheet resistance for both film types appears to increase exponentially with 
decreasing AgNW density (increasing transmittance), which is in agreement with 
previously reported results.
17
 
Figure 6.3 also demonstrates that the hybrid annealed films have a lower sheet 
resistance (and hence a higher conductivity) than the AgNW films for all concentrations. 
However, the addition of the 1-3 layer rGOx film does have an effect on the 
transmittance of the hybrid electrode film, decreasing the transmittance by approximately 
0.6 %. On plotting individual trend-lines through each of the two data sets (AgNWs, and 
AgNWs with rGOx, see Figure 6.3), we see that the even after factoring in the slight 
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decrease in the transmittance due to the rGOx, the net effect is that the hybrid would 
produce a lower sheet resistance (hence higher conductivity) at all transmittance values. 
Because the relative difference in sheet resistance between the hybrid and the AgNW 
films decreased with increasing transmittance, the positive effects of adding rGOx would 
be greater for more dispersed AgNW networks: at the lowest AgNW film transmittance 
value the addition of rGOx reduced the sheet resistance from 862 Ω/□ to 547 Ω/□ (36 % 
decrease), and at the highest AgNW film transmittance value from 102 Ω/□ to 77 Ω/□ (24 
% decrease).  
 
Figure 6.3: Graph of transmittance versus sheet resistance for films composed solely of 
AgNWs (red) and hybrid films of AgNWs and rGOx (black). The graph displays the trend 
that at all transmittance values, the hybrid film has a lower sheet resistance (higher 
conductivity), albeit with a sacrifice of ~ 0.6 % transmittance when rGOx is added. 
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6.5 Mapping the Current Flow  
The previous section showed that the rGOx and AgNW hybrid did indeed exhibit 
a lower sheet resistance than films composed of AgNWs alone, as was expected 
according to the research of others.
45,23,46,22
 Research proceeded with the use CAFM to 
analyse charge transport within the films composed solely of AgNWs or rGOx, and within 
the hybrid film. See Figure 6.4 for the schematic of CAFM measurement of a sample. 
During current mapping, a voltage bias is applied to a conductive sample through an 
electrode and a conductive AFM probe (in this case the probe is coated with 
platinum/iridium) is scanned over the surface of the sample films in order to inject or 
collect charge carriers.  
 
Figure 6.4: Schematic of CAFM imaging. An rGOx layer topped with AgNWs was 
deposited on a substrate which contained evaporated electrodes, and a bias was 
applied to the electrode. The CAFM probe was then scanned across the surface of the 
sample to map the capacity of the sample to transport current between the electrode 
and the conductive probe. 
 
I-V 
 
 
 
 
 
 
 
 
 
 
 
CAFM Probe 
Reduced Graphene Oxide 
S
iO
2
 
Au Electrode 
Silver Nanowires 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
157 
This maps, at each point along the surface, the capacity of the sample to 
transport charge between the sample and electrode. The CAFM image therefore records 
a map of charge percolation pathways through the sample (a current map) as well as a 
topographical map of the sample surface. Both vertical and lateral charge transport can 
be probed simultaneously in the current mapping CAFM mode.  
 
6.5.1 Charge Transport within Individual Materials 
To produce the CAFM samples, gold electrode pads were evaporated on a clean 
silicon substrate, and then spincoated either an rGOx or AgNW film. To perform the 
CAFM studies, a bias was applied to these samples via a copper wire attached to a gold 
electrode with conductive silver paste.  
 
6.5.1.1 CAFM Analysis of AgNWs 
The topography and current map representations of a dilute network of AgNWs 
close to the gold electrode are shown in Figure 6.5(a-b). Under a bias of 1.6 V, one can 
see that the smaller AgNW fragments in the central and lower portions of the image 
indicated with the red square, which are physically isolated from the AgNW network, are 
also electrically isolated and hence do not appear as conductive on the current map, 
which means that these fragments do not contribute to the macroscopic conductivity of 
the AgNW network. 
Comparing Figure 6.5(a) and Figure 6.5(b), AgNWs appear broadened in the 
conductive AFM image, which is due to convolution. Assuming that the AgNWs are 
circular in cross section, and according to the topographical profile taken of an AgNW in 
Figure 6.5(c) (see white dashed lines in Figure 6.5(a-b)), the height (and hence the 
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diameter) of the AgNWs is approximately 150 nm. The AgNW topography profile shows 
a large amount of broadening of the AgNW (a circle representing an AgNW of 150 nm in 
diameter is included for comparison purposes) to about 220 nm at full-width half-
maximum (FWHM). Convolution of the image obtained by the CAFM probe is an intrinsic 
result of the fact that the probe itself is not infinitely sharp but has a finite width which is 
minimal at the imaging tip. If the probe scans over a feature with an increased 
topographical height, the feature will first be encountered by the side of the probe 
causing a deflection of the probe before the actual imaging tip encounters the feature. 
This causes the feature to appear much broader than it actually is.  
 
Figure 6.5: (A-B) Topography and CAFM maps of AgNWs (electrode on right of image) 
with an applied bias of 1.6 V showing conductive AgNWs in contact with the electrode. 
One can also see that physically isolated AgNW fragments (such as those in the red 
square) do not appear as conductive, and thus do not contribute to the conductivity of 
the AgNW electrode network. (C) Topographical and CAFM profiles (obtained from the 
location of the white dashed line) of an AgNW demonstrating broadening of the AgNW 
features in the images owing to imaging probe convolution, and for CAFM additional 
increases in the conductive zone of the biased AgNW, which extends beyond its 
physical boundaries. Superimposed is a cross-section of an AgNW of 150 nm diameter 
(obtained from the topographical height of the AgNW) which approximates the true width 
of the AgNW (assuming a circular cross-section). 
0 100 200 300 400 500
0
200
400  Topography
H
e
ig
h
t 
[n
m
]
Lateral Position [nm]
0
5
10
15
 CAFM
C
u
rr
e
n
t 
[n
A
]
(A) (B)
4 µm
(C)
AgNW
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
159 
One can see a similar broadening of the AgNW in the CAFM profile, but this even 
extends beyond the width of the broadened feature in the topography profile by an extra 
30-40 nm, so cannot be attributed to probe convolution alone. This is probably caused 
by the conduction zone of the AgNW (while under electrical bias) extending beyond the 
AgNW itself. Both of these phenomena have been observed by Kim et al. during the 
topographical and CAFM analysis of AgNW and aluminium doped ZnO.
44
 
 
6.5.1.2 CAFM Analysis of rGOx 
The minimum rGOx film thickness which produced a complete coverage of the 
substrate surface was found to be between 1 and 3 monolayers (approximately 1-3 nm). 
The topography and current maps for an rGOx film are shown in Figure 6.6(a-b). The 
gold electrode does not appear in this image and is positioned about 5 μm off the right 
hand side. Under a bias of 5 V one observes a very clear image of multiple flakes of 
conductive rGOx, and the magnitude of current is constant across individual flakes of 
rGOx, demonstrating that current can be transported within flakes far more easily than 
between rGOx flakes. As one moves away from the electrode from right to left, the 
resistive effects of the boundaries between flakes gradually decrease the level of 
detected current in discrete steps (with the exception of local variations). Additionally, 
one can observe the variation in the conductivity of areas of film corresponding to 
different thicknesses of rGOx, where areas with more layers of rGOx film appear more 
conductive. This is potentially due to the fact that in multiple layer films there are more 
conductive pathways (vertical as well as horizontal) around defect sites owing to the 
reduction process within the rGOx lattice which would otherwise limit charge transport,
19
 
as well as the effect observed in literature that the first layer of rGOx immediately 
adjacent to the substrate is less conductive than subsequent layers due to interactions 
with the substrate.
47 
As the current decrease (and hence charge transport impedance) is 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
160 
much lower within rGOx flakes as compared with the losses in current level between 
flakes, we postulate that the main impedance to charge transport is the highly resistive 
nature of flake boundaries or graphene oxide flake interfaces. 
Figure 6.6(c) displays an enlarged area of rGOx film (with the electrode on the 
right hand side this time). Figure 6.6(d) shows both topographical and CAFM cross 
sections taken from the white dashed line in Figure 6.6(c) joining zones 1 and 2, where 
zone 1 is a two rGOx layer segment and zone 2 is a three layer segment. The 
topographical profile shows that the film is composed of between one and three layers of 
rGOx where the separation between layers is marked by dotted lines (although we do 
see evidence of voids on the CAFM map where there is no current flow and hence one 
can assume there are no rGOx flakes). Again, the CAFM profile in Figure 6.6(d) shows 
a decrease of overall current level decreases as one moves away from the electrode, 
and also indicates how different layer thicknesses have different conductivity values, 
with the three layer section exhibiting a higher conductivity than the two layer section by 
about 0.1 nA. 
Evidence of the resistive effects of the flake boundaries can be seen between 
zones 1 and 2 (electrode on the left hand side so transport goes from zone 1 to 2) where 
the double layer film segment in zone 1 has higher conductivity than the triple layer 
segment in zone 2. Using Ohm’s law to quantify an approximate flake boundary 
resistance figure for the impedance to charge transport between flakes (with the bias of 
5 V and a current drop from 0.55 nA to 0.35 nA between the 2 layer flake section in zone 
1 and the 3 layer section in zone 2) the inter-flake transport resistance value in this 
instance is calculated to be 5 GΩ. However, this (rather large) inter-flake transport 
resistance value is not representative of all inter-flake transport cases, as this value will 
be dependent on e.g. the number of rGOx flake layers, the extent of the overlap 
between rGOx flakes, and the nature of the physical/electrical interaction between 
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flakes.
47
 As can be seen from Figure 6.6(c), the connections between flakes can range 
from near perfect (identifiable by little or no change in the colour or current level between 
contacted flakes) to resistance values in the GΩ range such as the value calculated in 
the case above. 
Figure 6.6: (A-B) Topography and corresponding CAFM maps of 1-3 monolayers of 
rGOx (electrode off image on the right hand side) with an applied bias of 3.7 V showing 
that individual flakes near the electrode actually appear as conductive, with a resistance 
to charge transport between flakes being the main reason for the bulk rGOx flake film 
being insulating. (C-D) CAFM map (electrode off image on left hand side this time) and 
CAFM and topography profiles corresponding to a cross-section taken at the white 
dashed line in C, with an applied bias of 5 V. 
  
1 2 
1 2 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
162 
6.5.2 Current Flow within Hybrid Transparent Films 
It has been shown in section 6.4 that hybrid samples exhibit a lower sheet 
resistance for all transmittances than AgNW only samples, and hybrid samples were 
produced and analysed using CAFM in order to find out why. Hybrid samples were 
produced by depositing and reducing the GOx flake film to rGOx, followed by the 
deposition of the AgNWs through spin-coating (see Experimental Methods section). The 
samples were then analysed using CAFM in two different states: (i) before annealing 
(but after drying at 80 °C for 20 minutes to get rid of any solvent); and (ii) after annealing 
at 200 °C. 
 
6.5.2.1 CAFM Analysis of As-Deposited Hybrid Layers 
Figure 6.7(a-b) shows topography and current maps of the hybrid material 
without annealing. The evaporated gold electrode can be seen on the right of the image 
and appears as a boundary of gold particles in the topographical image of Figure 6.7(a) 
which is overlaid with rGOx flakes, as well as two AgNWs positioned across the 
electrode-SiO2 interface. In the current map in Figure 6.7(b) one can see the conductive 
graphene flakes immediately on top of the electrodes, with the conductivity of these 
flakes rapidly diminishing as we move away from the electrode edge towards the left of 
the image. This conductivity decrease as a function of lateral distance from the electrode 
is the result of highly resistive boundaries between rGOx flakes, which hinder the lateral 
charge transport. The two AgNWs are also highly conductive in the current map, as they 
are in electrical contact with the electrode. This electrical contact is most likely through 
direct physical contact with the electrode through physical gaps in the incomplete rGOx 
layer, or alternatively through charge tunnelling from the electrode through the very thin 
rGOx layers. Very importantly, there is little to no charge transport between the rGOx 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
163 
flakes and the AgNWs. In Figure 6.7(a) one can clearly see an AgNW in the top left of 
the map with no clear connection to the electrode, physically isolated from (but within 1 
µm of) another AgNW. This physically isolated AgNW does not appear in the 
corresponding current map, demonstrating the electrical isolation of this AgNW, and the 
lack of compensatory charge transfer between the connected AgNW network and 
isolated AgNWs through the rGOx flakes. 
Figure 6.7(c) compares the I-V characteristics of a conductive silver nanowire (in 
red, corresponding to the red dot on Figure 6.7(b)) and an rGOx which is in physical 
contact with an AgNW (in green, corresponding to the green dot on Figure 6.7(b)). The 
flat I-V curve of the green dot indicates the absence of an electrical connection between 
the underlying rGOx sheets or to the isolated AgNWs. 
Upon increasing the bias applied to the electrode to 8-10 V, charge transport 
between AgNWs and rGOx flakes appeared, but only at the ends of the AgNWs, as can 
be seen by the fact that rGOx flakes only appear as conductive on the CAFM map in the 
vicinity of the AgNW ends (see Figure 6.7(d-e)). There are two possible causes for 
charge injection at the AgNW ends: (i) nanowires may be lying bowed on the surface 
(either on their own, or lying across other nanowires to form a junction) and so the 
nanowires will mostly contact the rGOx flakes at the nanowire ends; or (ii) as previously 
mentioned, PVP is used during AgNW synthesis, some of which generally remains 
adhered to the AgNWs and can lead to impedance of charge transport. In conductors 
with non-uniform geometries this excess charge will accumulate in the regions with the 
greatest curvature, which in this case will be the ends of the nanowires. The observed 
electrical resistance between the AgNWs and the rGOx in this unannealed film results in 
little or no charge injection into the rGOx from the AgNWs. Therefore, the point at which 
the resistance barrier will be overcome and charge injection into the rGOx flakes will 
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occur will be at the site of the largest charge accumulation, leading to the observed 
charge injection at the ends of the AgNWs. 
 
Figure 6.7: (A-B) Topography and CAFM maps of the unannealed hybrid material 
(electrode on right of image) displaying two conductive AgNWs lying across the 
electrodes and an isolated AgNW on the extreme left. (C) I-V characteristics taken at the 
two points highlighted with green and red dots in (B). The I-V curve from the red point 
location from an AgNW connected to the biased electrode, and the green point is an 
example of an isolated rGOx flake. (D-E) Topography and CAFM maps with a higher 
bias (8V). 
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6.5.2.2 CAFM Analysis of Hybrid Layers After Thermal Annealing 
Subsequently, CAFM analysis was performed after annealing of the samples at 
200 °C for one hour in a nitrogen atmosphere to fuse the rGOx and AgNWs and 
increase adhesion and electrical contact between the two materials. The topography 
image in Figure 6.8(a) shows AgNWs of the hybrid sample after annealing lying across 
the electrode-SiO2 boundary. The current map in Figure 6.8(b) demonstrates an 
electrical connection between the AgNW and the underlying rGOx sheets (and those 
immediately adjacent), as a result of the fusion of the AgNWs to the flakes, as well as 
the removal of any residual solvent or surfactants such as PVP (which can be removed 
with annealing at temperatures above 120 °C)
48
 from the AgNWs. 
Figure 6.8(a-d) and Figure 6.9(a) demonstrate that rGOx flakes themselves are 
being used as a route for charge carriers to be injected into AgNWs which are isolated 
from the general AgNW network. The current map in Figure 6.8(b) displays an almost 
identical level of conductivity in the physically isolated AgNW with the red spot as the 
rGOx flake bridges (e.g. at the site of the green spot) connecting this AgNW to the 
source electrode. The identical level of conductivity in this case (as with all other similar 
cases) is a direct consequence of the connection of the isolated AgNW to either the 
larger percolation network or the biasing electrode through rGOx flake bridges. This very 
similar level of conductivity within the isolated AgNW and the rGOx flake bridges is also 
evident in the I-V curves taken near the isolated AgNW in Figure 6.8(e).  
The red I-V curve in Figure 6.8(e) for the isolated AgNW (taken at the location of 
the red spot in Figure 6.8(b)) shows a slightly lower current level for a given voltage 
than the green curve for the rGOx flake (taken from the location of the green spot), 
which can be attributed to contact resistance in transport from the flake to the nanowire.  
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Figure 6.8: (A-B) Topography and CAFM maps of the annealed hybrid material 
(electrode on right hand side) with a bias of 2 V. (C-D) Topography and CAFM maps 
showing an isolated AgNW having charge injected through one or two individual flakes 
(within the red box), as well as subsequent injection into flakes further along the AgNW. 
(E) I-V characteristics taken from three points highlighted in the current map in (B); the 
red curve is from a point on the isolated AgNW, the green curve corresponds to an rGOx 
flake bridge, while the blue curve represents an AgNW connected to the wider 
percolation network. 
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One can hypothesise that the connection of these physically isolated AgNWs to 
the percolation network via rGOx flake bridges has the effect of increasing the 
conductivity of the whole electrode, albeit in a limited manner as these AgNWs could act 
as short circuit routes for charge carriers to bypass large numbers of rGOx flake 
boundaries, aiding charge transfer within the hybrid film. 
Figure 6.8(c-d) shows the unusual occurrence of charge transfer from the end of 
a network-connected AgNW into an isolated AgNW through only one or two rGOx flakes 
(in the red box), as well as subsequent charge injection into isolated rGOx flakes further 
along the length of the AgNW. In contrast to the case where the AgNWs were not 
annealed, there is no preferential charge injection from the AgNW ends into the rGOx, 
due to their fusing to the rGOx flakes along their whole length. As a result, the charge 
injection into the rGOx flakes is observed along the entire nanowire length.  
As was mentioned in section 6.1, the factor limiting the transport of charge 
carriers through an AgNW network is the quantity of AgNW junctions, because each 
junction is highly resistive.
4
 In fact percolation theory dictates that there is a minimum 
AgNW density to get charge percolation throughout the conductive film, which varies 
depending on the average AgNW width and length: the percolation threshold AgNW 
number density is inversely proportional to the square of the average AgNW length 
(N~1/L
2
).
49
 As a result of this, longer AgNWs produce more conductive networks. The 
addition of rGOx flake results in more conductive interconnects been AgNWs, allowing 
more current transport between these AgNWs than is allowed solely through the 
junctions, resulting in a more conductive electrode layer. 
In the hybrid films, AgNWs play their part by effectively short-circuit long range 
rGOx flake transport, negating the cumulative, long distance resistive effects of interflake 
charge transfer, since transport within the rGOx layer is limited to only a few boundaries 
before transferring into the much lower resistance AgNW network. This lower level of 
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resistance within the rGOx film owing to fewer flake boundaries means that the rGOx 
film is able it carry more current between AgNWs over shorter distances. The rGOx is 
also able to transfer more current in its own right, allowing the rGOx to make more of a 
contribution the film conductivity of the electrode as a whole. This also allows the rGOx 
to react more extensively with the active material on top of the electrode, an effect which 
has been observed by others
23
, with the addition of AgNWs increasing the sensitivity of 
rGOx based bacteria detectors. 
The increase in the current transported through the network, due to the 
conductive binder producing additional conductive interconnects, and evidenced by 
CAFM analysis, is the proposed dominant mechanism behind the increase in 
conductivity observed in the bulk properties. The evidence displayed in our bulk and 
CAFM analysis where the addition of rGOx flakes allows increased charge transport 
between AgNWs and hence increased film conductivity for a given density of AgNWs, 
provides a mechanistic basis and interpretation of previous evidence from other 
research groups describing bulk conductivity in sub-percolation density threshold AgNW 
films through the addition of rGOx flakes.
23,45
 A by-product of this use of rGOx flakes is 
that it reduces the AgNW content of the film, and thus increases the transmittance of the 
film for a desired bulk conductivity, and since rGOx is comparatively less expensive than 
AgNWs this could also lower the cost of the resultant film without sacrificing conductivity. 
Another interesting charge transport phenomenon is visible in Figure 6.9(b) 
where one can see an actual junction of two AgNWs, where one can observe 
comparatively higher conductivity for the rGOx flakes beneath the junctions of two 
AgNWs. Due to the current saturation limit of 10 nA of the CAFM probe, no differences 
were observed between AgNWs, and direct probing of the junctions to quantify the 
AgNW junction resistance was not permitted. However, an increase in charge injection 
into the rGOx flakes at this junction proves that annealing has brought both of these 
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AgNWs into contact with the underlying rGOx flakes. It has been previously 
hypothesised that rGOx or graphene flakes have been used as a medium to circumvent 
the highly resistive AgNW junctions,
3
 and evidence as demonstrated here that both 
AgNWs are in contact at the junction sites such as these validates that there is indeed a 
current path through the rGOx for current to circumvent the AgNW junction (but only if 
the AgNW junction resistance is higher than the resistance between the AgNWs and the 
underlying rGOx/graphene flakes). 
 
Figure 6.9: (A-B) CAFM maps of charge transport interaction between the rGOx flakes 
and AgNWs. (A) Map of charge injection from an AgNW into the rGOx flakes (electrode 
off image on right hand side) and (B) charge injection into rGOx flakes at the junction 
between two AgNWs.  
6.6 Bulk Properties of AgNW and ZnO Hybrid 
Electrodes 
This section will analyse the ZnO and AgNW hybrid, and as with the rGOx and 
AgNW hybrid, before CAFM analysis the bulk transmittance and sheet resistance 
properties of the ZnO and AgNW hybrid were assessed and compared to electrode films 
(A) (B)
2 µm 2 µm
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composed solely of AgNWs. The ZnO precursor used in these experiments was a ZnO 
hydrate and ammonium hydroxide based solution, a precursor that (unlike rGOx) has 
never been used in conjunction with AgNWs before. 
The hybrid AgNW and ZnO electrode films were formed of a bi-layer structure of 
AgNWs topped with ZnO hydrate, both deposited by spincoating, and the ZnO film 
thickness after annealing at 160 °C was approximately 25 nm ± 5 nm. Both the hybrid 
films and the AgNW-only films were annealed for 30 minutes under ambient conditions 
at increasingly higher temperatures (160 °C, 180 °C and 200 °C). The maximum 
temperature of 200 °C was selected as this is the highest temperature that would still 
ensure compatibility with organic electronic materials such as active layers and plastic 
substrates. The sheet resistance values of the hybrid films were compared to the 
resistance values for films composed solely of AgNWs after annealing for 30 minutes at 
140 °C. AgNW films are generally annealed post-deposition at 180 °C or 200 °C in order 
to remove the polymer PVP, used in the fabrication of AgNWs, and increase the 
electrical conductivity between AgNWs,
4
 however it has been reported elsewhere that 
annealing at 120 °C is sufficient to remove a significant portion of the PVP
48
 and improve 
conductivity of AgNW films. Because the temperature ceiling imposed to ensure organic 
electronics compatibility was 200 °C, 140 °C was selected as a reference temperature 
slightly in excess of the 120 °C to ensure even more removal of PPV. This still allowed 
annealing data points at 160 °C, 180 °C and 200 °C to observe the evolution of 
conductivity with annealing temperature. For comparative purposes a dimensionless 
ratio of sheet resistance values is reported called the enhancement factor (EF, 
calculated according to Equation 6.1) where an increase in enhancement factor equates 
to a decrease in sheet resistance, equivalent to an increase in conductivity. The 
resulting comparison of enhancement factor versus annealing temperature can be seen 
in Figure 6.10. 
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𝐸𝐹 =
𝑆ℎ𝑒𝑒𝑡⁡𝑅𝑒𝑠𝑖𝑠𝑡𝑎𝑛𝑐𝑒⁡𝑜𝑓⁡𝐴𝑔𝑁𝑊⁡𝑅𝑒𝑓𝑒𝑟𝑒𝑛𝑐𝑒⁡𝐹𝑖𝑙𝑚⁡𝐻𝑒𝑎𝑡𝑒𝑑⁡𝑡𝑜⁡140⁡°𝐶
𝑆ℎ𝑒𝑒𝑡⁡𝑅𝑒𝑠𝑖𝑠𝑡𝑎𝑛𝑐𝑒⁡𝑜𝑓⁡𝑆𝑎𝑚𝑝𝑙𝑒⁡𝐹𝑖𝑙𝑚
 Eq. 6.1 
As has also been noted by previous research groups,
13,14,16
 an increase in 
conductivity was observed as the annealing temperature of AgNW films increased. The 
heat fuses the AgNWs together, which increases electrical connection between them.
4
 
However, Figure 6.10 demonstrates that for all AgNW concentrations and at all 
evaluated temperatures, the hybrid shows a greater increase in the enhancement factor 
(which translates to an increase in conductivity) than the films composed of AgNWs 
alone, when compared to AgNW films annealed at 140 °C. Figure 6.10 displays the 
average values of the enhancement factor and corresponding standard deviations 
obtained from 5 samples at each respective temperature. The observed increase in 
conductivity in hybrid electrodes using a solution processible binder is possibly a result 
of capillary forces. These forces occur due to binder shrinkage from solvent evaporation 
during annealing pulling the AgNWs closer together, improving the electrical connection 
between AgNWs, and hence the conductivity of the film.
50,51
 The solvent used in the zinc 
oxide hydrate solution was aqueous ammonium hydroxide, which has a boiling point of 
100 °C. 
For this experiment, samples were heated at 160 °C and allowed to cool before 
the measurement of sheet resistance, and then this process was repeated with the 
same samples for 180 °C and 200 °C. The first round of heating of the hybrid film at 
160 °C followed by cooling should have removed the vast majority of the solvent, 
however the conductivity continued to increase after heating at 180 °C and 200 °C. 
Therefore, the additional increase in conductivity in these films for the samples tested at 
200 °C is due to the electrical interaction between the ZnO and the AgNWs, rather 
solvent evaporation resulting in capillary forces pulling the AgNWs closer together to 
improve electrical connection.  
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Figure 6.10: (A-D) Enhancement factor versus heating temperature for four different 
AgNW concentrations, displaying the enhancement factor for films composed solely of 
AgNWs (black) and a hybrid of AgNWs and ZnO (red). The transmittance value above 
each graph represents the transmittance value for the AgNW-only films of each 
concentration, the inclusion of the ZnO layer had the effect of decreasing the 
transmittance by 0.2-0.3 % at 550 nm (see Figure 6.11). 
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The ZnO precursor used here was also recently used as a semiconductor in 
transistors which achieved mobilities of ~ 1-11 cm
2
/Vs.
41
 The researchers noted that 
there was an increase in the measured mobility with increasing annealing temperature 
(from 100 °C to 180 °C), with a marked jump in mobility in between 140 °C and 160 °C, 
as the result of an increase in the crystallinity of the ZnO in this temperature window.
41
 
This provides an explanation for the observed increase in the conductivity (enhancement 
factor) at increasing annealing temperature between 140 °C and 200 °C. Above 
temperatures of 180 °C there was very little improvement in the mobility of transistors, 
which could also translate to a limit of the increase of the conductivity of ZnO, and hence 
the conductivity of the hybrid AgNW/ZnO electrode, above this temperature. 
After a certain temperature threshold, AgNW networks begin to thermally 
degrade, which decreases the conductivity of film.
4,52,53
 This degradation temperature is 
dependent on AgNW properties such as diameter etc., and for the AgNWs-only films in 
this study it appeared to be between 180 °C – 200 °C. In this temperature range, the 
enhancement factor decreased in all four graphs in Figure 6.10. However, for the hybrid 
material the enhancement factor appears to increase up until 200 °C. This means that 
the addition of ZnO to AgNWs improves the thermal stability of the electrodes, and could 
potentially allow AgNW films to exceed their temperature constraints. The exact 
temperature at which the enhancement factor of the AgNW/ZnO hybrid films begins to 
decrease was not ascertained as the maximum annealing temperature of 200 °C had 
been reached, however on reflection this value would be interesting to know and could 
be the subject of future experiments. Note that the enhancement factor for the hybrid 
films follows roughly the same trend for all AgNW concentrations ending at roughly 1.8 
at a temperature of 200 °C, in contrast to the enhancement factor for the films composed 
of AgNWs alone which decreases with increasing AgNW density (decreasing 
transmittance). 
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Figure 6.11: Graph of sheet resistance versus transmittance at 550 nm for films 
composed of AgNWs (red) and films composed of the AgNW/ZnO hybrid (black).  
In Figure 6.11 one can see the comparison of sheet resistance against 
transmittance for the films of four different AgNW concentrations, where the difference in 
the transmittance between the hybrid and AgNW-only films which use identical 
concentrations of AgNWs is due to the ZnO (a transmittance penalty of 0.2 % - 0.3 % at 
550 nm). It is plain to see from this figure that the sheet resistance is lower for the hybrid 
than the AgNW-only electrodes at all transmittance values. When comparing the sheet 
resistance values of AgNWs and hybrid at the lowest AgNW density (87.9 % 
transmittance), the sheet resistance decreases with 25 % from 43 Ω/□ to 32 Ω/□, whilst 
at the highest AgNW density (90.6 % transmittance) the sheet resistance decreases by 
36 % from 314 Ω/□ to 198 Ω/□, demonstrating that the decrease in sheet resistance is 
greater for lower AgNW densities (higher transmittance values). This greater decrease in 
sheet resistance for lower density AgNW films was similarly observed in Figure 6.3 for 
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the rGOx and AgNW hybrid and leads me to conclude that the relative contribution to 
conductivity from the rGOx or ZnO binders is higher for lower AgNW-density networks. 
The AgNW processing and measuring of these samples was completed in an 
identical manner for both hybrid studies. AgNW batches from different suppliers can 
differ significantly in length and width, and we also observe between-batch differences 
from the same supplier: when comparing the performance of the AgNW films in the 
rGOx hybrid and the ZnO hybrid studies at identical transmittance values, the sheet 
resistance of films composed of AgNWs alone in the ZnO hybrid study is lower at all 
transmittance values than the AgNW films in the rGOx hybrid study. The percentage 
decrease in sheet resistance is broadly similar for both the ZnO and rGOx at low 
transmittance values (denser AgNW films), but at higher transmittance values the 
percentage decrease of sheet resistance is slightly greater for ZnO. Also the decrease in 
sheet resistance is achieved at a lower penalty in terms of transmittance lost for the ZnO 
(0.2 % - 0.3 % loss in transmittance for 25 – 30 nm thick ZnO film) in comparison to 
rGOx (0.5 – 0.6 % loss for 1-3 layers of rGOx), which indicates a marginally better 
performance for ZnO. Moreover, the ZnO/AgNW hybrid can be favoured for its ease of 
electrode fabrication, as the thermal annealing steps can be completed under ambient 
conditions, as opposed to the N2 environment necessary for the reduction of the GOx 
film in the rGOx/AgNW hybrid. 
As previously stated, this ZnO precursor (ZnO hydrate) has not been used in 
conjunction with AgNWs before, and this work clearly demonstrates that the inclusion of 
this ZnO conductive binder has beneficial effects on the conductivity and thermal stability 
of the AgNW films, all achieved using a solution processible precursor and processing 
temperatures below 200 
o
C which means that it will have compatibility with organic 
electronic materials and flexible substrate materials. Since AgNW-based films are being 
promoted as replacements for ITO, the performance of the AgNW/ZnO hybrid was 
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compared with ITO. Several different values of sheet resistance for a given 
transmittance are found within the literature,
54,55
 and for comparative purposes I am 
using the value of 10 Ω/□ for a transmittance of 90 % (at 550 nm).13 The highest 
performance achieved by the ZnO/AgNW hybrid for a transmittance of 87.6 % was a 
sheet resistance 32 Ω/□. This performance is comparable to ITO, and has the benefits of 
AgNWs over ITO of the use of non-scarce materials, a simple and economical solution-
processing protocol in ambient conditions, and processing temperatures below 200 °C, 
and thus compatibility with organic electronics and flexible plastic substrates. When we 
compare this performance with other attempts at combining AgNWs with ZnO, the 
reported results of sheet resistance values < 50 Ω/□ for transmittance values of 86-90 % 
are comparable to the results in this work.
42,15,43
 It is worth noting that the majority of 
these sheet resistance figures are only quoted/measured for one transmittance value. In 
the only directly comparable study using a solution processible precursor, a similar 
decrease in sheet resistance was measured in an AgNW/Al-doped ZnO hybrid across a 
transmittance range of 80-95 % (at 550 nm), with a greater proportional increase in 
conductivity for higher transmittance values.
44
 In conclusion, the bulk properties 
exhibited of the ZnO hybrid are comparable to ITO and corroborate related work. 
 
6.7 Mapping the Current Flow in Zinc Oxide and 
Silver Nanowire Composite Films 
In the previous section, analysis of the bulk properties verified that the hybrid ZnO 
and AgNW electrode films have superior conductivity properties compared to AgNW-
only electrode films. As with the rGOx and AgNW hybrid, CAFM was then used to 
analyse the charge transport interaction between the AgNWs and the ZnO conductive 
binder in order to identify and understand the causes of this increase in conductivity. 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
177 
CAFM analysis of films composed solely of AgNWs had been completed in section 6.4, 
and these results will be contrasted with CAFM analysis of films composed solely of 
ZnO, and of the hybrid. The ZnO-only films were composed of 25 nm thick ZnO 
deposited by spincasting on SiO2/Si
++
 with vacuum deposited gold electrodes and 
annealed at 200 °C in ambient conditions for 1 hour. However, in these films there was 
no observable charge injection from the gold electrode into the ZnO. One possible 
explanation is that the charge injection barrier between the work functions of the gold 
(5.1 eV) and the ZnO (4.35 eV)
56
 was too large to allow charge injection between the 
two materials. Further work in this area could focus on using an electrode metal with a 
lower work function such as silver (4.5 – 4.7 eV) or aluminium (4.08 eV). 
After annealing, the ZnO precursor formed a polycrystalline film of 25 nm – 30 nm 
thickness (where the thickness was obtained by scratching a sample film with a pair of 
tweezers and using AFM image analysis to measure the change in height between 
substrate and film surface), and a topographical tapping mode AFM image of the 
resulting ZnO films can be seen in Figure 6.12(a), obtained using conventional non-
conductive AC mode probes. The ZnO films were very smooth and uniform, with small 
crystalline domains of approximately 20 nm - 30 nm in diameter as can be seen from the 
cross-section of the image in Figure 6.12(b). The height distribution of the film can be 
seen in Figure 6.12(c) with an RMS roughness of 0.453 nm. These results correspond 
well with AFM analysis of thinner ZnO films of 5nm completed by others,
41
 compared to 
this 25 nm-thick film. 
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Figure 6.12: (A) Tapping mode AFM topographical map of a 25 nm – 30 nm thick ZnO 
film annealed at 200 °C. The dashed line indicates the region along which a profile was 
measured, demonstrating the size of the ZnO crystalline domains in (B). (C) Height 
distribution within the ZnO sample film, highlighting the smooth nature of the film. 
6.7.1 Charge Transport within Hybrid Films 
Subsequently, the AgNW-only and ZnO-only films were compared with the 
AgNW-ZnO hybrid films via CAFM studies. The hybrid films were produced by 
spincoating the AgNWs from dispersion and annealing at 140 
o
C in ambient conditions 
for one hour in order to evaporate the ethanol solvent and fuse the silver nanowires to 
produce an interconnected and conductive AgNW network. The ZnO hydrate was then 
spincoated and annealed at 200 
o
C for 30 minutes in ambient conditions to convert this 
Profile 
250 nm 
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precursor into ZnO. Since ZnO is an n-type semiconductor (electrons are the majority 
charge carrier), a positive bias voltage was applied during CAFM measurements.  
Figure 6.13(a-b) shows topography and CAFM maps of the hybrid electrode 
system, with the bias electrode on the left hand side. The AgNWs can be seen as the 
rods, but the ZnO component of the film is not particularly well resolved and the 
polycrystalline domains evident in the AFM image in Figure 6.12(a) cannot be 
distinguished. This lack of ZnO crystalline domain detail is due to the much greater size 
of the imaging area in Figure 6.13(a) in comparison to Figure 6.12 and the radius of 
curvature of the CAFM probe exceeding that of the AC mode imaging probes, limiting 
the resolution of the image due to convolution.  The charge transport through the ZnO 
and AgNWs (particularly the two prominent AgNWs in the centre and right hand side of 
the image) is clear from the current map. The two prominent AgNWs appear to be 
connected to the wider percolation network (i.e. biased by the electrode directly through 
other AgNWs), as their current levels exceed the 10 nA saturation level of the CAFM 
system. The low resolution and comparatively poor imaging of the ZnO means that 
charge transfer within the ZnO film in the CAFM map appears patchy, and the relatively 
large diameter of the CAFM probe may result in varying degrees of electrical contact 
with the ZnO film. This type of patchy signal has also been observed in the other 
documented instance of CAFM analysis of a ZnO/AgNW hybrid films and so was not 
unexpected.
44
 
In Figure 6.13(a) the electrical interaction between the ZnO and the AgNWs (in 
particular the AgNW in the centre and another on the right hand side of the CAFM map) 
can be identified by the increased current flow within the ZnO film in close proximity to 
these two AgNWs. This decrease in current level as we move away from the AgNWs is 
due to the resistive effects of the ZnO grain boundaries acting as barriers to charge 
transport, similar to the interflake boundary resistance within rGOx flake films. 
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Figure 6.13: (A) CAFM and (B) topographical maps of the ZnO and AgNW hybrid with a 
gold electrode on the left hand side of the image. In the centre and on the right hand 
side are two AgNWs. (C) Topography and CAFM profiles of the AgNW in (A-B) taken in 
the location of the red dotted line, highlighting the large probe convolution in both the 
CAFM and topography maps. 
The greater level of current as we move closer to the two mentioned AgNWs 
strongly suggest that the current is flowing from these particular AgNWs into the ZnO 
film. On analysis of the AgNW in the cross section in Figure 6.13(c), the expected 
convolution of the probe causes a broadening of the AgNW in the topography cross 
section, from the real height of the AgNW of approximately 90 nm (obtained from the 
profile height) to about 400 nm. However, the cross section from the CAFM map 
AgNW 
2 µm 
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indicates an even larger line broadening, far beyond the physical bounds of the AgNW 
as well as the convoluted AgNW diameter of 400 nm, to over a micron in diameter. 
Although the broadness of the CAFM profile is expected to exceed the topography 
profile due to the extended conduction zone of the AgNW under bias,
44
 the great 
additional broadening as well as the broken and ill-defined boundary line of the AgNW in 
the CAFM image strongly suggest that the apparent outer portions of the AgNW in the 
CAFM map are in fact areas of the ZnO film with a current level above the saturation 
limit of the system (10 nA), due to the charge transport from the AgNW into the ZnO film. 
There is no evidence in Figure 6.13(a) of charge transport between the gold 
electrode and the ZnO on the CAFM map, which corresponds to the lack of observed 
charge transport interaction between the gold source electrode and the ZnO film. As 
discussed previously in this section, a possible reason for this lack of observed electrical 
interaction between the gold electrode and ZnO could be the large difference in the work 
function between the two materials (4.35 eV for ZnO versus 4.9 eV for gold), which 
would result in a higher charge injection barrier. In comparison, the work function 
difference between the AgNWs and the ZnO is lower, as the work function of silver is 
4.26-4.73 eV, and hence this lower charge injection barrier results in the observed 
charge transport interaction between the two materials. In this scenario, the charge 
injection proceeds from the biased gold electrode via the AgNW network into the ZnO 
film. 
Figure 6.13(a) shows a slightly greater level of current within the ZnO film 
between these two AgNWs, as opposed the lower current levels outside of the region 
between the two AgNWs (such as below the AgNW on the right hand side, or to the left 
of the AgNW in the centre). These trends are viewed despite variations in the current 
level due to grain boundaries in the film and intermittent CAFM probe contact. The two 
main AgNWs are not directly connected, but instead are part of an extended chain of 
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AgNWs, where each AgNW junctions imposes a limit on the current flowing through the 
chain. Indeed the entire network of AgNWs has a limited current load based on the 
current that can pass through the AgNW junctions and the number of junctions, and thus 
the conductivity of the film is limited by the number and impedance of these junctions in 
the AgNW network. The ZnO conductive binder between these two AgNWs allows more 
current to flow between them than the current maximum imposed by the AgNW 
junctions.  This behaviour on the microscale facilitates the increased current flow, 
leading to an increased current flow and hence increased film conductivity of the hybrid 
film compare to the AgNW-only film. The small distance between the AgNWs, around 2 
µm, limits the influence of resistive effects of grain boundaries within the ZnO film, as 
there are only a few tens or hundreds of grain boundaries before transport through the 
ZnO film is continued in a highly conductive AgNW, with the result that more current 
travels between AgNWs owing to fewer grain boundaries impeding charge transport. 
This mechanism of the ZnO conductive binder allowing additional charge transport 
between AgNWs than the transport proceeding through/limits imposed by the AgNW 
junctions is, similar to the rGOx/AgNW hybrid, the dominant mechanism behind the 
increase in the conductivity in the hybrid in comparison to electrodes composed of 
AgNWs alone. 
The topographical and CAFM maps in Figure 6.14(a-b) again demonstrate the 
electrical interaction between AgNWs, and shows how physically isolated AgNWs are 
connected to other AgNWs through the ZnO conductive binder by the simple fact that 
they have a non-zero current level. These physically isolated AgNWs may make their 
own contribution to the conductivity of the bulk film by acting as a low-impedance route 
for charge carriers to by-pass large numbers of grain boundaries in the ZnO film 
(effectively acting as a short circuit route), again reducing the impedance effects of these 
ZnO grain boundaries. 
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Figure 6.14: (A) CAFM map and (B) accompanying topography map for two pairs of 
isolated AgNWs where current is injected from one to the other through the ZnO 
conductive binder. (C) CAFM cross-sections taken from the CAFM map in (A) of the two 
pairs of AgNWs. The difference in current level between the two AgNWs in each pair 
was used to calculate the resistance per unit length within the ZnO film.   
In contrast to rGOx and the rGOx-AgNW hybrid, where the rGOx flakes were 
purposefully widely dispersed to produce images with high contrast that enabled easy 
identification of charge transport routes through flake bridges, the ZnO is made up of 
crystalline domains of 20 nm to 30 nm in size, with charge transport limited by crystalline 
grain boundaries and the inherent conductivity of the ZnO itself. 
1
 µm 
Pair 1 
Pair 2 
1 µm 
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In Figure 6.14(a-b), two pairs of physically isolated AgNWs are marked. 
Furthermore, there is an asymmetric charge relationship within each pair with one AgNW 
displaying a far higher current level than the other. Therefore, it is assumed that the 
majority of the charge injected into the AgNW with the lower current level comes from 
the paired AgNW with the higher current level. Subsequently the current drop between 
the AgNW pairs, shown in Figure 6.14(c), was used in conjunction with Ohm’s law to 
calculate the resistance per unit length (RL [Ω µm
-1
]) of the ZnO film. The calculation 
involves obtaining the resistance (voltage bias divided by current level) for each AgNW, 
taking the difference between the two, and then dividing this difference by the distance 
between the two AgNWs. Using a bias of 7 V, and the location of the two AgNW edges 
facing each other as the points from which the distance between AgNWs was measured, 
the RL value was 3.19 GΩ µm
-1
 for Pair 1 and 4.38 GΩ µm-1 for Pair 2. These values are 
not fully representative of an isolated system, as one can see from Figure 6.14(a-b) that 
these AgNW pairs are not completely isolated, and there will be varying degrees of 
charge transport from other AgNWs in the vicinity. If the charge transport would scale 
linearly with distance, as has been observed by others),
57
 the approximated RL for the 
ZnO film is in the range of 1-5 GΩ µm-1. The RL values for the ZnO film are also affected 
by the grain boundaries between the small ZnO crystalline domains, and subject to 
contact resistance for injection into/out of the AgNWs.  
To the best of my knowledge there have been no successful attempts to measure 
RL values within polycrystalline metal oxides, which makes it is difficult to draw parallels 
with existing CAFM research. One of the most appropriate comparisons would be with 
the research reported by Hunter et al.
58
, who calculated RL for the small 
molecule/polymer blend diF-TES ADT:PTAA semiconductor (mobility of 0.03 cm
2
 Vs
-1
) to 
be 400 – 500 MΩ µm-1 within single crystal domains. In this context, the calculated RL 
value of 1-5 GΩ µm-1 for ZnO seems believable, as this larger value reflects a greater 
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degree of resistance from ZnO grain boundaries. Other research groups calculated the 
grain boundary resistance (RGB) of larger isolated crystalline domains, and values 
ranged from 2.5 GΩ,58 to 10 GΩ,59 to 25 GΩ.57 The ZnO crystalline domains within the 
fabricated films are much smaller than the previously characterised domains, and as it 
was not possible to identify a single boundary between two isolated ZnO crystals, it was 
also not possible to calculate the sheet resistance between two isolated crystals. 
However one can see that in the ZnO film profile in Figure 6.12(b), within 1 µm there are 
over 50 grain boundaries. As the RL of the ZnO film as a whole was calculated as 1-5 
GΩ µm-1, the RGB values for ZnO crystalline domains will definitely be lower than RGB 
values quoted above for larger crystalline domains in other research. 
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6.8 Summary and Conclusions 
This chapter describes the use of lateral CAFM analysis of current flow in 
solution-processible, composite transparent electrodes composed of conductive AgNWs 
and a conductive binder of either rGOx or ZnO. AgNW hybrid electrodes using both 
rGOx and ZnO have been previously shown to have increased conductivity compared to 
electrodes composed solely of AgNWs, and this work identified the nanoscale 
phenomena responsible for the increase in the macroscopic conductivity in these hybrid 
electrodes.  
The bulk properties of the hybrid electrodes were analysed by measuring the 
sheet resistance for different transmittance values and comparing these against sheet 
resistance values for electrodes composed of AgNWs alone. Both hybrids exhibited a 
decrease in sheet resistance and thus higher levels of conductivity for all transmittance 
values. The rGOx hybrid displayed a 24-36 % decrease in sheet resistance over the 
87.5-92 % transmittance range, while the ZnO hybrid had a 25-36% decrease in sheet 
resistance over the 87.6-90.6 % transmittance range. This finding highlights the key 
advantage of the hybrid approach, despite the fact that both rGOx and ZnO are much 
less conductive (1 MΩ/□) than AgNWs. Importantly, the ZnO and AgNW composite was 
realised using a solution processible ZnO precursor that could be converted at low 
temperatures of around 200 °C. Despite the low process temperature, the properties of 
the AgNW/ZnO system compares competitively with commercial ITO as well as other 
ZnO/AgNW systems reported in the literature. 
After analysing the bulk properties of the hybrid electrodes, lateral CAFM analysis 
was applied to observe the nanoscale charge transport interaction between individual 
nanowires and the conductive binder of rGOx or ZnO. CAFM was used to establish the 
charge transport phenomena responsible for the increase in macroscopic conductivity 
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measured via the bulk sheet resistance analysis. Interestingly, although ZnO and rGOx 
are substantially different material systems, very similar phenomena were observed for 
both hybrids, highlighting the key role of the “binder”. The interaction between the 
conductive binder and the AgNWs was complementary in nature, with each hybrid 
material counteracting the disadvantages of the other component.  
The main factors that limit charge transport within AgNW-only networks are the 
resistance of AgNW junctions and their density within the network. The increase in 
conductivity in the hybrids is the result of conductive bridges formed between AgNWs via 
the binder material. These bridges enable current flow between AgNWs through the 
binder (rGOx or ZnO) in addition to the AgNW network current flow, allowing more 
current to flow between AgNWs, and hence through the whole AgNW network. 
Within the conductive binder, charge transport is limited by the resistive effects of 
interflake transport for the rGOx flakes, and resistive grain boundaries for the ZnO film. 
These cumulative resistive boundary effects lead to a significant reduction of the 
conductivity of the bulk film over long distances. The AgNWs increase the conductivity of 
the hybrids compared to the binder-only films, by enabling long-range transport, yet 
taking advantage of the effective short range transport within the conductive binder 
material between the AgNWs. This short-range bridging behaviour thus greatly 
increases the contribution of the binder material to the overall charge transport in the 
hybrid films. Indeed, physically isolated AgNWs may also increase the bulk conductivity 
by acting as short-circuit routes for current to bypass highly resistive rGOx flake 
boundaries/ZnO grain boundaries. 
This chapter has highlighted the use of lateral CAFM as an enabling tool for 
analysing the current flow in transparent conductive electrodes. In the future the same 
method could be used for the rapid evaluation of candidate binder systems in 
conjunction with AgNW or other nanowire systems. To this end, the nanocomposite 
CHAPTER 6: CURRENT MAPPING ANALYSIS OF COMPOSITE SILVER NANOWIRE 
188 
AgNWs/ZnO systems developed here already exhibit a significantly lower sheet 
resistance than pristine AgNW layers with minimum values comparable to commercially 
available ITO, but with the added advantage of extreme processing versatility even onto 
temperature sensitive substrates such as plastic.  
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6.9 Experimental Methods 
Preparation of rGOx and AgNW hybrid samples: Two substrate types were used, 
Quartz substrates for the UV-Vis and sheet resistance measurements and 400 nm SiO2 
on Si
++
 substrates with evaporated electrodes (35 nm Au on 5 nm Al) for CAFM 
measurements. Prior to deposition of the rGOx or AgNW layers, the substrates were 
UV/ozone treated for 10 minutes. The graphene oxide material used was purchased 
from Graphene Supermarket (6 mg/ml in water) and diluted to 0.5 mg/ml in DI water. 
The dispersion was then spincoated onto UV/ozone cleaned substrates at 1300 rpm for 
2 minutes to form a film of 1-3 graphene oxide flakes thick. To increase the conductivity 
of the graphene oxide and transform it to rGOx, the film was annealed in nitrogen at 200 
°C for 1 hour. The AgNWs were purchased from Blue Nano in an ethanol dispersion at 
an initial concentration of 10 mg/ml (serial number: SLV-NW-90). The AgNWs were 
diluted to varying concentrations from source material into ethanol dispersions, and 85 μl 
of the dispersions were then deposited from pipette onto UV-cleaned substrates, and 
spincoated at 2000 rpm for 2 minutes. In order to improve the conductivity of the AGNW 
film, the films were annealed under nitrogen at 200 °C for 1 hour. 
The hybrid films for UV-Vis were produced by first laying down a 1-3 layer thick 
graphene oxide film on Quartz substrates and annealing as outlined above, followed by 
deposition of the AgNW dispersions of different concentrations. The whole film was then 
annealed at 200 °C for 1 hour in N2 to fuse the rGOx and the nanowires together. 
The hybrid films for CAFM mapping were produced by first laying down a 1-3 
layer thick graphene oxide film on the SiO2/Si++ substrates with vacuum deposited 
electrodes and annealing as outlined above, followed by deposition of 75 μl of the 10 
mg/ml AgNW dispersion. The whole film was then annealed at 200 °C for 1 hour in 
nitrogen to fuse the rGOx and the nanowires. 
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Preparation of ZnO and AgNW hybrid samples: Two substrate types were used, 
Quartz substrates for the UV-Vis and sheet resistance measurements and 300 nm SiO2 
on Si++ substrates with vacuum deposited electrodes (35 nm Au on 5 nm Al) for CAFM 
measurements. Prior to deposition of the ZnO or AgNW layers, the substrates were UV-
plasma treated for 10 minutes. The ZnO precursor used in this research was zinc oxide 
hydrate (ZnO·xH2O, 97 %, purchased from Sigma-Aldrich) which was dissolved in 
ammonium hydroxide (28 % - 30 %, purchased from Sigma-Aldrich) at concentrations of 
10 mg/ml and magnetically stirred for 2 hours at room temperature to produce a clear 
solution. The solution was spincoated at 1400 rpm for 30 seconds and annealed at 200 
°C under ambient conditions to convert the precursor to a ZnO film of 25 nm – 30 nm 
thickness. The AgNWs were spincoated to varying concentrations as in the last section. 
The hybrid films for UV-Vis were produced by first laying down AgNW dispersions 
of different concentrations as outlined above on Quartz substrates, and annealing at 140 
°C under ambient conditions. A 25 nm – 30 nm layer of ZnO was deposited as detailed 
above, and the whole film was then annealed at 160 °C, 180 °C or 200 °C for 20 minutes 
under ambient conditions to convert the precursor to ZnO and fuse the ZnO and AgNWs 
together, with sheet resistance measurements being taken in between heating intervals. 
The hybrid films for CAFM mapping were produced by first depositing 75 μl of the 
10 mg/ml AgNW dispersion at 2000 rpm for 30 seconds followed by annealing at 140 °C 
for 1 hour under ambient conditions. A 25 nm – 30 nm layer of ZnO was deposited as 
detailed above, and the whole film was then annealed at 200 °C for 1 hour under 
ambient conditions to convert the precursor to ZnO and fuse the ZnO and AgNWs 
together. 
CAFM sample Analysis: For CAFM imaging I used the standard AFM system in 
CAFM mode. The CAFM mode system was used in conjunction with Ti/Pt conductive 
probes manufactured by MikroMasch. The CAFM setup had a voltage bias range of -10 
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V to +10 V and had imaging current saturation levels of -10 nA and 10 nA. Connection 
between the sample and dedicated sample power source was made through a copper 
wire connected to the sample electrode with silver paint 
Sheet Resistance Measurement: Sheet resistance measurements were 
completed using a Jandel RM3000 sheet resistance analyser using a current of 100 µA. 
UV-Vis Measurement: UV-Vis transmittance measurements were completed 
using a Shimadzu UV-2600 UV-Vis Spectrophotometer in the 200 nm to 900 nm 
wavelength range. 
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CHAPTER 7 
CONCLUSIONS  
This thesis explores the utilisation of scanning probe microscopy-based methods 
to in the analysis, and innovation of solution-processible electronics. The research 
focused on issues in both the nanopatterning and large area applications. Scanning 
probe microscopy methods can characterise and pattern materials at ultra-high 
resolution, on the nanometre scale. Three different scanning probe methodologies were 
used: AFM was used for the imaging of sample material properties; CAFM for the 
analysis of nanoscale charge transport; and SThL to pattern both semiconducting 
precursors and metallic electrodes. SThL was used to manufacture functional 
nanostructured transistor devices, and implementation of simultaneous substrate 
heating dramatically increased the patterning efficiency. CAFM investigations of 
nanoscale charge transport between the materials constituting hybrid electrodes, 
including a novel hybrid electrode-based on silver nanowires and a zinc oxide precursor, 
provided mechanistic insight into their beneficial conductivity values. Ultimately, this 
work contributes to increased knowledge and advancement of methodologies in the 
research and implementation of solution-processible electronics, all achieved through 
the use of scanning microscopy-based systems. 
The nanopatterning techniques used on silicon-based electronic materials (such 
as photolithography) are incompatible with solution-based materials, resulting in a lack of 
suitable patterning methodologies. SThL represents a patterning system with great 
potential for solution-processible electronics, with a combination of excellent resolutions 
(in the low nanometres) and the geometrical freedom to produce patterns without 
recourse to masks, and the ability to deliver heat and thermally functionalise materials 
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locally. Unfortunately there are a number of difficulties currently limiting the widespread 
implementation of SThL: (i) no proof of SThL capabilities due to an absence of functional 
devices fabricated by SThL; (ii) a low areal patterning throughput; (iii) the low number of 
SThL compatible materials, limiting the range of applicability of SThL. 
In chapter 3 a pentacene precursor was used in conjunction with a commercially 
available SThL system to fabricate standalone pentacene structures with resolutions of ~ 
73 nm. By patterning large numbers of these nanoribbons between two evaporated 
electrodes, functional transistor were fabricated, demonstrating the first use of SThL to 
pattern semiconducting nanostructures as part of a functional electronic device, where 
the functionality of the transistors was taken as positive proof of the precursor’s 
conversion to electrically active pentacene. Importantly, the mobility values of transistors 
produced by bulk-heating of the precursor on a hot-plate were of the same order of 
magnitude as those of transistors fabricated by SThL. Transistors provided the ideal 
test-bed device for SThL structures as they are the main component in processors and 
logic devices. The processing power for a chip of a given size is directly linked to the 
number of transistors, and thus the transistor size, in the chip. To innovate to smaller or 
more powerful devices, or at least shrink rudimentary control logic circuitry in solution 
processible electronics-based devices, we are therefore dependent on the successful 
miniaturisation of the transistor components. This work could be expanded in future 
research by combining such transistors into rudimentary logic operators (e.g. NOT-
gates), moreover, this work is not dependent on pentacene, but can be applied to any 
suitable SThL patternable semiconductor. An interesting finding during this work was the 
apparent ability to exercise control over the crystalline properties of the resultant 
pentacene material. This enabled control over the size of the crystals and, more 
importantly, control over the direction of current flow within the crystalline nanoribbons. 
Therefore, SThL may prove an interesting tool for the research of fundamental charge 
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transport within crystalline semiconductors. By SThL patterning of a pentacene 
precursor, we have confirmed that pentacene can be added to the list of SThL- 
compatible materials. Most importantly, the incorporation of SThL nano-patterned 
structures into functional devices is a significant milestone in SThL research; 
demonstrating in SThL as an excellent method for maskless, on-demand “writing” of 
functional nanostructures and the potential of SThL as a serious nanopatterning 
methodology. 
The areal throughput of SThL systems is handicapped by the need to transfer 
enough heat to elevate the precursor from room temperature to the necessary 
conversion temperature through a single point of contact. To address the need to 
increase the efficiency of SThL systems, the principle of using a substrate heater to 
supply most of the necessary heat energy was established in chapter 4. In this setup, 
SThL only needs to provide the remaining small amount of heat energy to bring the 
precursor above the conversion temperature, meaning that the speed and thus areal 
throughput can be substantially improved without raising the probe temperature: the 
patterning speed of a pentacene precursor with SThL was improved 19-fold. Substrate 
heating is a very simple method and therefore more attractive than alternative 
approaches to increase throughput, which are either complicated or expensive; including 
higher temperature probes, in excess of 1000 °C, or large numbers of probes scanning 
in parallel. Substrate heating can easily be retrofitted to any SThL system, and can be 
operated in conjunction with higher temperature or multi-probe setups. Based on 
supporting computational simulations, the impact of sample heating is expected to be 
more pronounced for a probe with a small diameter – thus anticipating future 
developments that aim to increase SThL system resolution by decreasing probe 
diameter. This work provides the first detailed assessment of the use of a substrate 
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heater with SThL, and our results demonstrated a substantial improvement on the 
resulting throughput. 
SThL systems are limited to the patterning of materials that are thermally 
functionalised by heat, and that can take the mechanically destructive nature of the 
ploughing that accompanies SThL probe scanning. In chapter 5, SThL was used to 
pattern electrode-type structures, by creating a mask through conversion of a precursor 
to PPV to patterned PPV, and by using this positive mask to etch underlying layers of 
three of the most common electrode metals: gold, chromium and aluminium. Channel 
gaps could be produced between electrodes with resolutions ranging from 500 nm at the 
smallest to tens of microns. In order to incorporate these SThL-patterned electrode 
pairs, SThL was used to pattern pentacene semiconducting channels between the 
SThL-patterned source and drain electrodes. The resulting functional transistors 
represented the first devices where both the electrodes and the semiconductor layer 
were fabricated by SThL patterning.  
The employment of the substrate heater enabled patterning of PPV features for 
etching at speeds in excess of 1 mm s
-1
. The relationship between resolution and 
throughput for direct write systems, such as beam-based lithography systems, 
corresponds to Tennant’s law, which describes/dictates that areal throughput is 
proportional to resolution to the power of 5. Tennant’s law is also applicable for SThL 
systems, and by using a substrate heater to increase the throughput, the used SThL 
system (which uses far lower temperature probes than custom-built SThL systems) 
approaches the throughput dictated by Tennant’s law. 
Unfortunately, further research in these areas was impossible due to the 
cessation of PPV precursor manufacturing. However, the research reported here has 
already successfully proven how SThL can be used to indirectly pattern electrode 
structures with sub-micron resolution, and that those electrode structures can be 
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successfully combined with SThL-patterned semiconductor structures. With a suitable 
precursor material, high-resolution probes of 20 nm or below, and substrate heating, we 
would have an easy-to-use rapid-prototyper of nanoscale structures. Such a setup would 
have a resolution and areal throughput that rivals beam-based lithography systems, 
would avoid the need to use single-pattern masks like photolithography, and could be 
implemented at a fraction of the cost of either beam-based or photolithography systems. 
Currently, ITO is the material of choice for transparent conductors in large area 
electronic devices. However, the increasing costs and scarcity of indium have spurred 
research into a replacement, and silver nanowires have been proposed as a serious 
contender. Silver nanowires can be deposited onto flexible substrates (in contrast to 
brittle ITO layers which can only be deposited on inflexible substrates), at processing 
temperatures below 200 °C without recourse to sputtering or other organic electronics 
incompatible methods that are required for ITO processing. As such, silver nanowires 
can be used with solution-processible electronics, and form a cheaper and more widely 
available alternative to ITO.  
To overcome the inherent low mechanical and chemical stability of silver 
nanowires, hybrids of silver nanowires and conductive binders have been fabricated. 
These hybrids have the peculiar and beneficial feature that their sheet resistance is 
lower than that of AgNW-only films as well as binder-only films. The factors causing this 
decrease in resistance have not been directly observed and have been subject to 
speculation. In chapter 6 solution-processible, hybrid transparent electrodes were 
fabricated, composed of highly conductive AgNWs with either an rGOx or ZnO 
conductive binder. The sheet resistance of these hybrids was lowered by 25-35% in the 
85-92% transmittance range compared with AgNW-only electrodes. The results of the 
bulk property studies also provide the first characterisation of a novel ZnO/AgNW hybrid, 
where a ZnO hydrate precursor was used. This particular hybrid performs competitively 
CHAPTER 7: CONCLUSIONS 
203 
in comparison to both ITO and other ZnO/AgNW hybrids, but can be processed under 
ambient conditions and at a very low conversion temperature of 200 °C, making it 
amenable for use with organic electronic materials and plastic substrates. This research 
has highlighted one more ZnO precursor enabling the use of ZnO as a conductive binder 
for the fabrication of hybrid AgNW-based electrodes. Future work should fully establish 
the functionality of the hybrid electrodes, including flexibility tests and incorporation into 
functional devices, in order to have a complete characterisation of this affordable and 
functional approach to create large area transparent conductors. 
CAFM analysis of the rGOx-AgNW and ZnO-AgNW hybrid electrodes allowed me 
to identify the origins of the improved conductivity they exhibited. Interestingly, the 
mechanism for the decreased sheet resistance was similar for the crystalline ZnO and 
the flaked rGOx binder material. Both the number and resistance of AgNW junctions 
impose a limit on how much current can flow through a network and hence determine 
the conductivity of an AgNW electrode. The addition of the conductive binder to the 
AgNW film has the effect of forming additional interconnects between the AgNWs, 
allowing more current to flow between the AgNWs than would otherwise be allowed by 
the number and resistance of junctions. The addition of the binder to the AgNW 
therefore increases the conductivity of the electrode film, and substantially decreases 
the sheet resistance. AgNWs, both in the connected AgNW network, as well as those 
physically isolated, provide short-cut routes that enable efficient long-range electrical 
transport, such that current can bypass the highly resistive ZnO grain boundaries or 
rGOx flake boundaries. This novel application of CAFM to analyse the charge transport 
interaction between components in the hybrid has emphasised the usefulness of CAFM 
as a tool to analyse conductive or semiconducting systems. This research could have 
large implications on the analysis and development of large area optoelectronics, at the 
very least being used to influence the choice of conductive binder to be used within 
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AgNW-based electrodes. In future work, it would be of great interest to perform CAFM 
analysis of other hybrids, with potentially even more enhanced conductivity, such as 
aluminium doped ZnO hydrate, molybdenum disulphide (a flaked semiconductor which 
has never been used in conjunction with AgNWs), or even different metallic nanowires 
such as copper. 
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